Universal Verification Methodology Coverage for Bluespec RISC-V Cores

Understanding UVM Coverage for RISC-V Processor Designs 

Attempting to achieve complete RISC-V verification requires multiple methodologies, one of which is coverage driven simulation based on UVM constrained random methods and complaint with the Universal Verification Methodology (UVM) standard.

This whitepaper explains the basics of UVM functional coverage for RISC-V cores using the Google RISCV-DV open-source project, Synopsys verification solutions, and RISC-V processor cores from Bluespec.

Download Whitepaper

Terms and Conditions

By filling out and submitting the form, I authorize Synopsys and its Ecosystem Partners to contact me by email and telephone to provide information about its products and services. I understand that I can change my preference at any time by clicking "Unsubscribe" or by accessing Synopsys' Subscriptions Center, and that my personal data will be handled subject to the Synopsys Privacy Policy.