SNUG Korea 2026 Proceedings

Complete Proceedings

A SolvNetPlus account is required to view and download all proceedings content.  If you do not have a SolvNetPlus account and are a current customer register here.

Agenda

Theme: Re-Engineering The Future

Topic
[Keynote 1] Re-engineering the Future of Silicon Design
Shankar Krishnamoorthy /  Chief Product Development Officer of Synopsys
[Keynote 2] The Future of Agentic AI and Innovations in the HBM–HBF–HBS Memory Hierarchy
 Prof. Jungho Kim of KAIST  
[Keynote 3] Paving the way for Silicon Intelligence
Ben(Hyo Gyuem) Rhew, Corporate VP, Samsung Foundry 
[Keynote 4] Building a New Memory and Storage Hierarchy for AI Inference
SangKyoo Jeong, SVP, SK hynix
[Keynote 5] From LLMs to Agentic and Physical AI: Where AI Models Are Headed and What They Demand from Silicon
Prof. Jinwoo Shin, KAIST 
AI-Powered Design Optimization Multi-Die and Next-Generation Memory AI-Driven Silicon Innovation Scalable Verification for AI Chip Era Shift-Left Manufacturing Design 
Systematic Exploration of Design Variations using Parametric Scenario Extension (PSX)Multi-Die Prototyping, Bump Planning, and SI Analysis (with Demo)Using Synopsys.ai Copilot in Fusion Compiler PlatformMaximizing the benefits from Software-defined Hardware-assisted VerificationTCAD Trend and Update
Jaewon Jung , SynopsysMisun Lim, SynopsysSooyeon Kim, SynopsysKangwook Lee, Synopsys Kartik Venkataraman, Synopsys
Achieving Signoff Confidence with IR-Aware STAThe X-section optimization of 2.5D signal routing with 3DSOAgentic AI & Analog, AI driven AnalogPre-Silicon Real Workloads Validation : Integration of Wireless Network Testers on ZeBuOvercoming DUV Patterning Challenges with ArF Immersion Extensions
Dooha Kim, SamsungHyemin Kim, Samsung Yuval Shay, SynopsysKyuho Shim, WooYoung Noh, SamsungBongkeun Kim, Samsung
AI-Driven Floorplan Exploration for Chip-Size Reduction with DSO.aiScaling Timing Signoff for Advanced Node and Multi-Die Designs: Signoff Tutorial - PrimeClockAnalog Layout Synthesis: A new Paradigm to Accelerate Analog Design Reinforcement Learning–Based Optimization of SoC Performance Parameters on the ZeBuFrom Silicon to Systems: Synopsys and NVIDIA Accelerated Engineering
Jonghyeop Kim, SamsungChul Rim,  SynopsysDonghee Kim, SynopsysHyungtae Park, SamsungKihang Youn, NVIDIA
Improving ATPG Debug Productivity Through Hold-Time DiagnosisAnalysis of PDN in 12-High HBM 3DIC for Heterogeneous IntegrationChiplets for AI Data Centers: Shift-Left, 3DIC Integration, and Co-Packaged Optics ZeBu - SpeedAdaptor3 solution for CXL 3.x memory TCAD application use-case 
Doyeon Hwang, SamsungJiwoo Hong, SamsungRavi Todi, Synopsys Minsu Yu, Samsung Namki Cho, Synopsys
Physics-Aware CNN-Based IR Drop Risk Prediction for Fast and Reliable SRAM Placement OptimizationThermal Analysis Workflow Introduction from On-Chip to PKGSolving the Al Compute-to-l/O Gap with Scalable Interface IPVC Z01X - Manufacturing Fault Simulation  Invited talk : Physics-Informed Graph Neural Surrogate for TCAD
Seihyung Jang, SK hynixSteven Choi, SangJae Park, ADTechnologyManmeet Walia, SynopsysSeongWook Lee, SamsungYoon Kim, Synopsys with SK hynix
Low Power Optimization through Fast and Accurate Time-Based Power AnalysisML-Based Sigma Av–aware Switch Cell OptimizationAddressing Physical AI Application Challenges with Standards-Based IPTechnology Overview: Advancing Analog, Mixed-signal, and RF DesignsComputational Lithography Trends in the AI Era
Sora Park , SamsungSungsu Byun, SamsungMehak Kalra, SynopsysYuval Shay, SynopsysAl Blais, Synopsys
Product test pattern count reduction from ATPG configuration optimization with TSO.aiAccelerating Signoff TAT with HyperScale/HyperGrid and PrimeClosureAdvanced PVT Monitoring Solutions for N2P GAA Technology and AI WorkloadsShift-Left Digital Twin with Virtual Prototyping Invited talk : Interface physics and contact engineering for 2D FETs using QuantumATK
Jaeseok Park, SamsungDeok-keun Oh, SamsungSehee Han​, SynopsysIngwang Chang, SynopsysProf. Changwook Jeong, UNIST

[Presentation material availability is subject to presenter approval.]

Find a Presentation

To find an individual presentation, you can search the proceedings site.

Ask BETA This experience is in beta mode. Please double check responses for accuracy.

End Chat

Closing this window clears your chat history and ends your session. Are you sure you want to end this chat?