EDA
System
IP
SolvNetPlus
Training & Education
BLOG
Feb 22, 2024/5 min read
From this Author
Venkatesh Kudumula
Venkatesh Kudumula is a senior R&D engineering manager in the Synopsys Systems Design Group, based out of Bengaluru, India. With 17+ years of experience in functional verification, Venkatesh’s focus is on providing industry leading verification solutions for Arm based systems in client/mobile, automotive, HPC and data centre segments. His expertise includes Cache Coherency, Arm C2C protocols along with other AMBA protocols such as CHI, AXI/ACE and PCI Express. He holds master’s degree in VLIS Design from PSG College Of Technology – Coimbatore, and bachelor’s degree in Electronics and Communications Engineering from JNTU – Hyderabad.
Ask
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.