EDA
System
IP
SolvNetPlus
Training & Education
Synopsys XHC OTP NVM IP – SLP_C Architecture Datasheet
The Synopsys XHC One‑Time Programmable (OTP) NVM IP based on the SLP_C architecture datasheet describes a compact, silicon‑proven non‑volatile memory solution optimized for area efficiency and ease of integration in SoC designs. Built on a patented antifuse bitcell mechanism, this hard‑macro OTP IP delivers intrinsic security, long‑term data retention, and flexible read options without requiring any additional masks or process steps, making it a cost‑effective alternative to mask ROM, eFuses, and Flash for permanent data storage.
What You Will Learn:
- How an antifuse‑based OTP architecture provides intrinsic, tamper‑resistant security at the bitcell level
- How area‑optimized memory design and flexible aspect ratios support display drivers and compact SoC layouts
- How memory configurations from 8 Kbits to 128 Kbits enable scalable non‑volatile storage for configuration, calibration, and firmware
Download Now
Ask
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.