Contact Sales
ansys.com
Synopsys and Ansys power the future of innovation—connecting silicon to systems.
EDA
System
IP
SolvNetPlus
Training & Education
Synopsys SuperSpeed USB PHY IP for 28FD-SOI Process Datasheet
The Synopsys SuperSpeed USB 3.0 PHY IP for the 28FD‑SOI process datasheet describes a low‑power, silicon‑proven physical‑layer solution that enables high‑throughput USB connectivity in advanced mobile and consumer SoC designs. Supporting SuperSpeed USB operation at 5 Gbps and backward compatibility with USB 2.0 data rates when paired with a companion USB 2.0 PHY, this compact mixed‑signal PHY delivers small die area, reduced power consumption, and robust signal performance for device, host, and dual‑role USB applications implemented on 28FD‑SOI technology.
What You Will Learn:
- How a SuperSpeed USB 3.0 PHY enables 5 Gbps data transfer for high‑bandwidth consumer, mobile, and storage applications
- How PIPE 3‑compliant interfaces simplify integration with USB 3.0 host, device, and dual‑role digital controllers
- How built‑in test, debug, and boundary‑scan features simplify validation and accelerate production bring‑up
Download Now
Ask
i
NOTICE: You are interacting with an AI-powered chatbot that provides general information about Synopsys, including its products and services, which may be incorrect or incomplete. In the event of any conflict or discrepancy, the terms of your applicable agreements supersede any information provided by this chatbot. These chats may be accessed by Synopsys and its service providers to customize the experience and improve this tool, and your use of this chatbot is an agreement to that data processing activity.