Where the efficiency you model early becomes the efficiency you ship.
Deep low-voltage enablement, embedded memories, and logic libraries characterized on the most advanced nodes.
Power and latency across the interface, the package, and the test path — energy spent before data leaves the die.
Whether the efficiency modeled early survives the full accelerator, the board, and the rack.