DesignWare CXL Controller IP

The DesignWare® Compute Express Link (CXL) Controller IP implements the port logic required to build a CXL device or host, and can be configured for dual mode applications. The configurable and scalable IP supports all key required features of the CXL 2.0 specification and full backwards compatibility with CXL 1.0 and 1.1 specifications. The IP also supports PCI Express 5.0, 4.0, and 3.1 specifications, and can be easily connected to a DesignWare 32GT/s PHY through the built-in PIPE 5.2 interface. The high-quality, synthesizable IP is optimized for maximum throughput and minimum latency in a 32GT/s x16 configuration, but can be configured to support CXL port bifurcation and degraded modes, as well as all 3 defined CXL device types for maximum application flexibility. The DesignWare CXL Controller IP integrates quickly and easily into system-on-chip (SoC) designs with a user-friendly application interface or an industry standard AMBA interface on the CXL.io side, with conservative timing suitable for a wide range of ASIC and FPGA technologies.

The DesignWare Integrity and Data Encryption (IDE) Security Module for CXL 2.0 is pre-verified with the DesignWare Controller IP to help designers protect data transfer in their SoCs against tampering and physical attacks. The standards-compliant IDE Security Modules are designed and validated with Synopsys’ DesignWare Controller IP for CXL 2.0 to accelerate SoC integration, offering efficient confidentiality, integrity, and replay protection.

The DesignWare CXL Controller IP is based on the Synopsys PCI Express controller IP which has been silicon validated in over 1800 designs with multiple hardware platforms, PHYs, and PCI Express verification suites, thereby reducing risk and accelerating time-to-market. As the industry standard for PCI Express, Synopsys offers a comprehensive IP solution that is in volume production and has been successfully implemented in a wide range of applications.

DesignWare Compute Express Link (CXL) Controller IP