- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
Software Security
+ Software Security Services Managed Services + Program Development & Design + Training Support< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
Synopsys DesignWare SATA AHCI Host IP
Synopsys DesignWare® IP for Serial ATA (SATA) Host with the Advanced Host Controller Interface (AHCI) supports 1.5, 3 and 6Gb/sec transfer speeds as defined by the SATA v3.3 (backwards compatible to SATA 2.6), the AHCI 1.3, and SATA PIPE v4.3 specifications. To ease system level integration, the DesignWare SATA Host IP solution has an AMBA 2.0 AHB, an AMBA 3 AXI and an AMBA 4 AXI interface which extends the AHCI benefits to embedded system-on-chip (SoC) designs. The DesignWare SATA AHCI core IP has been fully verified with the industry-standard AHCI software drivers provided as part of the Linux® and Windows Vista™ operating systems. The DesignWare SATA AHCI IP solution has passed the SATA-IO Building Block Interoperability Testing, the golden standard of compliance to the SATA Specification.
The AHCI standard programming interface reduces custom platform software driver creation reducing the overall time from prototype to production. The DesignWare SATA digital host controller supports Asynchronous Notifications, Native Command Queuing (NCQ), Streaming NCQ and enables optimization for performance applications with up to 8 ports at a time. With its integrated DMA, high-speed operation is achieved without system overhead. Reduced gate count and very low power consumption is achieved by utilizing the set of highly configurable options which enable the core to be optimized based on the exact design requirements. The test environment for the digital host controller IP includes the DesignWare Verification IP, which enables SATA transactions generation, SATA protocol monitoring and AMBA subsystem transaction generation. Verilog-based tests are provided as examples to accelerate system integration.You can view all Synopsys SATA videos here.
DesignWare SATA Complete Solution Datasheet
Highlights
Products
Downloads and Documentation
- supports 1.5, 3 & 6 Gbps SATA operations
- Compliant with SATA/eSATA v3.3, AHCI v1.3 and SATA PIPE v4.3 specifications
- AMBA 2.0 AHB and AMBA 3 AXI subsystem interfaces
- AMBA 4 AXI and ACE-Lite bus interfaces
- Memory data protection and memory address parity protection
- Supports ATA/TAPI-7 specification
- Supports power management features
- Supports BIST loop-back modes
- Supports up to 8 SATA devices per controller (configurable from 1 to 8 ports)
- Native command queuing, streaming, and asynchronous notification
- Port multiplier support with both command-based switch (CBS) and FIS-based switching (FBS)
- Optional mechanical presence switch, cold presence detect, and activity LED support
- Runs latest version of Windows or Linux AHCI software drivers “out of box”
- SATA-IO Building Block Interoperability Tested