- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Integrations
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Software Integrity
Integrations
< Solutions
< Solutions
< Solutions
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
Software Integrity
Software Integrity
+
Tools & Services
Integrations
+
Solutions
+
Training
Customers
+
Resources
Partners
Blog
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
Enhanced Universal DDR Memory and Protocol Controllers
The DesignWare Enhanced Universal DDR Controllers consist of two high-performance products: the Enhanced Universal DDR Memory Controller (uMCTL2), and the Enhanced Universal DDR Protocol Controller (uPCTL2). Both products support the JEDEC DDR4, DDR3, DDR2, Mobile DDR, LPDDR4, LPDDR3, and LPDDR4 SDRAM standards and AMBA AXI3/AXI4 and native on-chip busses. Both products have extensive features for low power and high Reliability, Availability and Serviceability (RAS).
The uMCTL2 Memory Controller incorporates a scheduler and optional arbiter to serve memory requests from 1-16 application-side host ports with high bandwidth and low latency that is managed by Quality of Service (QoS) mechanisms.
The uPCTL2 Protocol Controller serves the needs of applications where scheduling is done in the interconnect or elsewhere on the host side, providing low latency and in-order command execution.
All the Synopsys Universal controllers connect to PHYs via the industry-standard DFI interface, and all their registers may be accessed through industry-standard APB busses.
Read more on the Synopsys blog, "Committed to Memory" and the white papers, "Achieve 10X DRAM Bandwidth Improvement with a DDR Controller Read Reorder Buffer“ and “Reliability, Availability and Serviceability (RAS) for Memory Interfaces.”
DesignWare DDR Complete Solution Datasheet DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet
Highlights
Products
Downloads and Documentation
- Select a complete multi-ported Enhanced Universal DDR Memory Controller offering 1 to 16 host ports, or join a third-party scheduler to a single-port Enhanced Universal Protocol Controller
- Support for JEDEC standard DDR2, DDR3, DDR4, LPDDR/Mobile DDR, LPDDR2, LPDDR3, and LPDDR4 SDRAMs
- Compatible with all Synopsys DesignWare DDR PHYs (excluding DDR2/DDR PHYs) using DFI-compliant interfaces
- Multichannel and Shared Address/Command (Shared AC) configuration options
- Boot-time programmable frequency ratio
- Data rates up to 4266 Mbps in 1:2 frequency ratio, using a 1067 MHz controller and 2133 MHz memory clock (Dependent on process and PHY chosen)
- Data rates up to 3200 Mbps in 1:2 frequency ratio, using an 800 MHz controller clock and 1600 MHz memory clock (Dependent on process and PHY chosen)
- Data rates up to 1600 Mbps in 1:1 frequency ratio, using an 800 MHz controller clock and 800 MHz memory clock (Dependent on process and PHY chosen)
| Performance Enhanced version of uMCTL2 supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3 and LPDDR2 for Automotive | STARs | Subscribe |
| Performance Enhanced version of DDR Enhanced Memory Ctl (uMCTL2) supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3, and LPDDR2 | STARs | Subscribe |
| DDR Enhanced Protocol Controller (uPCTL2) supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3, and LPDDR2 | STARs | Subscribe |
| Description: | DDR Enhanced Protocol Controller (uPCTL2) supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3, and LPDDR2 |
| Name: | dwc_ddr_upctl2 |
| Version: | 3.91a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores Enhanced Universal DDR Protocol Controller (uPCTL2) Databook … ( HTML | PDF ) DesignWare Cores Enhanced Universal DDR Protocol Controller (uPCTL2) Databook … ( PDF ) Datasheets DesignWare DDR Complete Solution Datasheet ( PDF ) DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF ) Installation Guide DesignWare Cores Enhanced Universal DDR Protocol Controller (uPCTL2) Installation … ( PDF | HTML ) Release Notes DesignWare Cores Enhanced Universal DDR Protocol Controller (uPCTL2) Release … ( PDF | HTML ) Success Stories Starblaze Technology Achieves Volume Production of SSD Controller SoC With … ( PDF ) … ( PDF ) User Guides DesignWare Cores Enhanced Universal DDR Protocol Controller (uPCTL2) User Guide … ( PDF | HTML ) DesignWare Cores Enhanced Universal DDR Protocol Controller (uPCTL2) User Guide … ( PDF ) White Paper Optimizing LPDDR4 Performance and Power with Multi-Channel Architectures ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | dw_iip_DWC_ddr_umctl2 |
| Product Code: | B624-0 |
| Description: | Performance Enhanced version of DDR Enhanced Memory Ctl (uMCTL2) supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3, and LPDDR2 |
| Name: | dwc_ddr_umctl2p |
| Version: | 3.91a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) Databook … ( PDF ) DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) Databook … ( HTML | PDF ) Installation Guide DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) Installation … ( PDF | HTML ) Release Notes DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) Release … ( PDF | HTML ) User Guides DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) User Guide … ( PDF | HTML ) DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) User Guide … ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | dw_iip_DWC_ddr_umctl2 |
| Product Code: | D854-0 |
| Description: | Performance Enhanced version of uMCTL2 supporting DDR4, DDR3, DDR2, LPDDR4, LPDDR3 and LPDDR2 for Automotive |
| Name: | dwc_ap_ddr_umctl2p |
| Version: | 3.91a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) Databook … ( PDF ) DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) Databook … ( HTML | PDF ) Installation Guide DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) Installation … ( PDF | HTML ) Release Notes DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) Release … ( PDF | HTML ) User Guides DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) User Guide … ( PDF | HTML ) DesignWare Cores Enhanced Universal DDR Memory Controller (uMCTL2) User Guide … ( PDF ) White Paper IP for Centralized ADAS Domain Controllers ( PDF ) |
| Download: | dw_iip_ap_DWC_ap_ddr_umctl2 |
| Product Code: | E118-0 |