- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Integrations
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Software Integrity
Integrations
< Solutions
< Solutions
< Solutions
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
Software Integrity
Software Integrity
+
Tools & Services
Integrations
+
Solutions
+
Training
Customers
+
Resources
Partners
Blog
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
DesignWare Ethernet XGMAC IP
The DesignWare® Ethernet XGMAC IP is specifically designed for easy integration with 1G, 2.5G, 5G and 10G Ethernet host applications. The XGMAC can be configured as MAC only, with a simple FIFO interface on the transmit and receive side for transferring data to the application or with an ARM® AMBA® AXI master / slave interface. Management Data Input/Output (MDIO) access can be configured to use the AMBA APB™ or AMBA AXI slave interfaces.
The XGMAC subsystem provides a 10-Gigabit Media-Independent Interface (XGMII, an IEEE 802.3-2008 compliant reconciliation sub-layer) for communication with the 10-Gigabit PHY. The XGMAC IP also provides MDIO interface capable of addressing MDIO devices that comply with the IEEE 802.3 standards.
The DesignWare Ethernet IP solutions consist of configurable controllers and silicon-proven PHYs supporting speeds of up to 100G, verification IP, IP Prototyping Kits, Software Development Kits and Interface IP Subsystems.
DesignWare XGMAC 10G Ethernet MAC Datasheet
Highlights
Products
Downloads and Documentation
General Features
- Compliant IEEE 802.3az-2010 Energy Efficient Ethernet
- Compliant IEEE 1588-2008 Precision Time Protocol (PTP) for networked measurement and control systems
- Compliant with the consortium specifications
- Supports VLAN tag processing in compliance with IEEE 802.1Q-2005 standard
- Fully compliant IEEE 802.3-2008 Clause 46 XGMII interface to communicate with an external XGMII PHY
- External 1G PHY support with a GMII interface compliant with Clause 35 of the IEEE 802.3-2008 standard
- Supports IEEE 802.3 flow control and priority-based flow control (PFC)
- IPv4/6 Header Checksum processing for Transmit and Receive
- TCP/UDP/ICMP Checksum insertion and processing for Transmit and Receive
- Complete Network statistics (optional) with RMON/MIB counters (RFC2819/RFC2665)
- MDIO Master interface for PHY management and device configuration
- Advanced power management features
- Supports 1G, 2.5G, 5G or 10G speeds
PHY Interface Features
- Support for XGMII interface at double clock rate or data width
- Support for GMII interface for 1G configurations
- Supports transmit pace rate adjustment (through IDLE character addition) to match MAC to PHY SONET/SDH rates in 10G operation
- Local link fault detection and remote fault transmission and detection
System Interface Features
- Native FIFO interface for low-latency applications
- Optional AMBA AXI Master system interface with AXI slave or APB port for CSR access
- Supports 64-bit or 128-bit data interface
- Configurable Big Endian and Little Endian support
| Description: | 10 Gigabit Ethernet MAC |
| Name: | dwc_ether_xgmac |
| Version: | 3.10a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores XGMAC: 10G Ethernet MAC Databook (3.10a) ( PDF | HTML ) DesignWare Cores XGMAC: 10G Ethernet MAC Databook With Changes (3.10a) ( PDF ) Datasheet DesignWare XGMAC 10G Ethernet MAC Datasheet ( PDF ) Installation Guide DesignWare Cores XGMAC: 10G Ethernet MAC Installation Guide (3.10a) ( PDF ) Release Notes DesignWare Cores XGMAC: 10G Ethernet MAC Release Notes (3.10a) ( PDF ) Success Story Combination of Tools, IP and Services Help Teradici Achieve First Silicon Success ( PDF ) User Guides DesignWare Cores XGMAC: 10G Ethernet MAC User Guide (3.10a) ( PDF | HTML ) DesignWare Cores XGMAC: 10G Ethernet MAC User Guide With Changes (3.10a) ( PDF ) White Paper Virtualizing Cloud Computing With Optimized IP for NFV SoCs ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | dwc_iip_ether_xgmac |
| Product Code: | 3976-0 |
| Description: | 10 Gigabit Ethernet MAC for Automotive |
| Name: | dwc_ap_ether_xgmac |
| Version: | 3.10a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores XGMAC: 10G Ethernet MAC Databook (3.10a) ( PDF | HTML ) DesignWare Cores XGMAC: 10G Ethernet MAC Databook With Changes (3.10a) ( PDF ) Installation Guide DesignWare Cores XGMAC: 10G Ethernet MAC Installation Guide (3.10a) ( PDF ) Release Notes DesignWare Cores XGMAC: 10G Ethernet MAC Release Notes (3.10a) ( PDF ) User Guides DesignWare Cores XGMAC: 10G Ethernet MAC User Guide (3.10a) ( PDF | HTML ) DesignWare Cores XGMAC: 10G Ethernet MAC User Guide With Changes (3.10a) ( PDF ) |
| Download: | dwc_iip_ap_ether_xgmac |
| Product Code: | D473-0 |