- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Integrations
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Software Integrity
Integrations
< Solutions
< Solutions
< Solutions
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
Software Integrity
Software Integrity
+
Tools & Services
Integrations
+
Solutions
+
Training
Customers
+
Resources
Partners
Blog
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
DesignWare DDR5/4 Controller IP
DesignWare® DDR5/4 Controller is a next-generation memory controller optimized for latency, bandwidth, and area, supporting JEDEC standard DDR5 and DDR4 SDRAMs and DIMMS. The highly configurable controller meets or exceeds the design requirements of a wide range of applications from data center to consumer. The DesignWare DDR5/4 Controller connects to the DesignWare DDR5/4 PHY or other PHYs via the DFI 5.0 interface to create a complete memory interface solution. The controller includes software configuration registers, which are accessed through an AMBA 3.0 APB interface.
The DDR controller block includes advanced command scheduler, memory protocol handler, optional ECC (Error-correcting code), and dual-channel support, as well as the DFI interface to the PHY.
DesignWare DDR5/4 Controller IP Datasheet
Highlights
Products
Downloads and Documentation
- Supports JEDEC standard DDR5 and DDR4 SDRAMs and DIMMs
- Multiport Arm® AMBA® interface (4 AXI™/3 AXI™) with managed QoS or single-port host interface to the DDR controller
- DFI 5.0 compliant interface to DesignWare DDR5/4 PHY or other DDR5/4 PHYs
- Best in class performance with unique features such as QoS-based scheduling and phase-aware scheduling
- High-bandwidth design with up to 64 CAM entries for reads and 64 CAM entries for writes; latency as low as 8 clock cycles
- UVM testbench with embedded assertions and options to incorporate a DDR5/4 PHY into a verification environment
| Description: | DDR Controller supporting DDR5 and DDR4 with a CHI interface |
| Name: | dwc_ddr54_controller_chi |
| Version: | 1.02a-lca00 |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores DDR5/4 Memory Controller Databook (Version: 1.02a-lca00) ( PDF | HTML ) DesignWare Cores DDR5/4 Memory Controller Databook (Version: 1.02a-lca00) - with … ( PDF ) Installation Guide DesignWare Cores DDR5/4 Memory Controller Installation Guide (Version: 1.02a-lca00) ( PDF | HTML ) Programming Guides DesignWare Cores DDR5/4 Memory Controller Programming Guide (Version: 1.02a-lca00) ( PDF | HTML ) DesignWare Cores DDR5/4 Memory Controller Programming Guide (Version: 1.02a-lca00) … ( PDF ) Release Notes DesignWare Cores DDR5/4 Memory Controller Release Notes (Version: 1.02a-lca00) ( HTML | PDF ) User Guides DesignWare Cores DDR5/4 Memory Controller User Guide (Version: 1.02a-lca00) ( PDF | HTML ) DesignWare Cores DDR5/4 Memory Controller User Guide (Version: 1.02a-lca00) - with … ( PDF ) |
| Download: | dw_iip_DWC_ddrctl_ddr54 |
| Product Code: | E124-0 |
| Description: | DDR Controller supporting DDR5 and DDR4 with a CHI interface and Advanced Feature Package |
| Name: | dwc_ddr54_controller_afp_chi |
| Version: | 1.02a-lca00 |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores DDR5/4 Memory Controller Databook (Version: 1.02a-lca00) ( PDF | HTML ) DesignWare Cores DDR5/4 Memory Controller Databook (Version: 1.02a-lca00) - with … ( PDF ) Installation Guide DesignWare Cores DDR5/4 Memory Controller Installation Guide (Version: 1.02a-lca00) ( PDF | HTML ) Programming Guides DesignWare Cores DDR5/4 Memory Controller Programming Guide (Version: 1.02a-lca00) ( PDF | HTML ) DesignWare Cores DDR5/4 Memory Controller Programming Guide (Version: 1.02a-lca00) … ( PDF ) Release Notes DesignWare Cores DDR5/4 Memory Controller Release Notes (Version: 1.02a-lca00) ( HTML | PDF ) User Guides DesignWare Cores DDR5/4 Memory Controller User Guide (Version: 1.02a-lca00) ( PDF | HTML ) DesignWare Cores DDR5/4 Memory Controller User Guide (Version: 1.02a-lca00) - with … ( PDF ) |
| Download: | dw_iip_DWC_ddrctl_ddr54 |
| Product Code: | E904-0 |
| Description: | DDR Controller supporting DDR5 and DDR4 with advanced features package |
| Name: | dwc_ddr54_controller_afp |
| Version: | 1.02a-lca00 |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores DDR5/4 Memory Controller Databook (Version: 1.02a-lca00) ( PDF | HTML ) DesignWare Cores DDR5/4 Memory Controller Databook (Version: 1.02a-lca00) - with … ( PDF ) Installation Guide DesignWare Cores DDR5/4 Memory Controller Installation Guide (Version: 1.02a-lca00) ( PDF | HTML ) Programming Guides DesignWare Cores DDR5/4 Memory Controller Programming Guide (Version: 1.02a-lca00) ( PDF | HTML ) DesignWare Cores DDR5/4 Memory Controller Programming Guide (Version: 1.02a-lca00) … ( PDF ) Release Notes DesignWare Cores DDR5/4 Memory Controller Release Notes (Version: 1.02a-lca00) ( HTML | PDF ) User Guides DesignWare Cores DDR5/4 Memory Controller User Guide (Version: 1.02a-lca00) ( PDF | HTML ) DesignWare Cores DDR5/4 Memory Controller User Guide (Version: 1.02a-lca00) - with … ( PDF ) |
| Download: | dw_iip_DWC_ddrctl_ddr54 |
| Product Code: | E091-0 |