DesignWare® DDR5/4 Controller is a next-generation memory controller optimized for latency, bandwidth, and area, supporting JEDEC standard DDR5 and DDR4 SDRAMs and DIMMS. The highly configurable controller meets or exceeds the design requirements of a wide range of applications from data center to consumer. The DesignWare DDR5/4 Controller connects to the DesignWare DDR5/4 PHY or other PHYs via the DFI 5.0 interface to create a complete memory interface solution. The controller includes software configuration registers, which are accessed through an AMBA 3.0 APB interface.
The DDR controller block includes advanced command scheduler, memory protocol handler, optional ECC (Error-correcting code), and dual-channel support, as well as the DFI interface to the PHY.
DesignWare DDR5/4 Controller IP Datasheet
Highlights
Products
Downloads and Documentation
- Supports JEDEC standard DDR5 and DDR4 SDRAMs and DIMMs
- Multiport Arm® AMBA® interface (4 AXI™/3 AXI™) with managed QoS or single-port host interface to the DDR controller
- DFI 5.0 compliant interface to DesignWare DDR5/4 PHY or other DDR5/4 PHYs
- Best in class performance with unique features such as QoS-based scheduling and phase-aware scheduling
- High-bandwidth design with up to 64 CAM entries for reads and 64 CAM entries for writes; latency as low as 8 clock cycles
- UVM testbench with embedded assertions and options to incorporate a DDR5/4 PHY into a verification environment
| DDR Controller supporting DDR5 and DDR4 | STARs |
Subscribe |
| DDR Controller supporting DDR5 and DDR4 with Advanced Features Package | STARs |
Subscribe |
| DDR Controller supporting DDR5 and DDR4 with a CHI interface and Advanced Feature Package | STARs |
Subscribe |
| DDR Controller supporting DDR5 and DDR4 with a CHI interface | STARs |
Subscribe |
| DDR Controller supporting DDR5 with Advanced Features Package | STARs |
Subscribe |
| DDR Controller supporting DDR5 with a CHI interface and Advanced Feature Package | STARs |
Subscribe |
| DDR Low Latency Controller supporting DDR5 | STARs |
Subscribe |
| Description: |
DDR Controller supporting DDR5 and DDR4 |
| Name: |
dwc_ddr54_controller |
| Version: |
1.21a-lca00 |
| ECCN: |
3E991/NLR |
| STARs: |
Open and/or Closed STARs |
| myDesignWare: |
Subscribe for Notifications |
| Product Type: |
DesignWare Cores |
| Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRCTL Implementation Guide for DDR54 (Version: 1.00a) ( PDF | HTML )
Databook DesignWare Cores DDR5/4 Memory Controller Databook (Version: 1.21a-lca00) ( PDF | HTML )
Installation Guide DesignWare Cores DDR5/4 Memory Controller Installation Guide (Version: 1.21a-lca00) ( PDF | HTML )
Programming Guide DesignWare Cores DDR5/4 Memory Controller Programming Guide (Version: 1.21a-lca00) ( PDF | HTML )
Release Notes DesignWare Cores DDR5/4 Memory Controller Release Notes (Version: 1.21a-lca00) ( PDF | HTML )
User Guide DesignWare Cores DDR5/4 Memory Controller User Guide (Version: 1.21a-lca00) ( PDF | HTML )
|
| Toolsets: |
Qualified Toolsets |
| Download: |
dw_iip_DWC_ddrctl_ddr54 |
| Product Code: |
E090-0 |
| | |
| Description: |
DDR Controller supporting DDR5 and DDR4 with a CHI interface |
| Name: |
dwc_ddr54_controller_chi |
| Version: |
1.21a-lca00 |
| ECCN: |
3E991/NLR |
| STARs: |
Open and/or Closed STARs |
| myDesignWare: |
Subscribe for Notifications |
| Product Type: |
DesignWare Cores |
| Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRCTL Implementation Guide for DDR54 (Version: 1.00a) ( PDF | HTML )
Databook DesignWare Cores DDR5/4 Memory Controller Databook (Version: 1.21a-lca00) ( PDF | HTML )
Installation Guide DesignWare Cores DDR5/4 Memory Controller Installation Guide (Version: 1.21a-lca00) ( PDF | HTML )
Programming Guide DesignWare Cores DDR5/4 Memory Controller Programming Guide (Version: 1.21a-lca00) ( PDF | HTML )
Release Notes DesignWare Cores DDR5/4 Memory Controller Release Notes (Version: 1.21a-lca00) ( PDF | HTML )
User Guide DesignWare Cores DDR5/4 Memory Controller User Guide (Version: 1.21a-lca00) ( PDF | HTML )
|
| Toolsets: |
Qualified Toolsets |
| Download: |
dw_iip_DWC_ddrctl_ddr54 |
| Product Code: |
E124-0 |
| | |
| Description: |
DDR Controller supporting DDR5 and DDR4 with a CHI interface and Advanced Feature Package |
| Name: |
dwc_ddr54_controller_afp_chi |
| Version: |
1.21a-lca00 |
| ECCN: |
3E991/NLR |
| STARs: |
Open and/or Closed STARs |
| myDesignWare: |
Subscribe for Notifications |
| Product Type: |
DesignWare Cores |
| Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRCTL Implementation Guide for DDR54 (Version: 1.00a) ( PDF | HTML )
Databook DesignWare Cores DDR5/4 Memory Controller Databook (Version: 1.21a-lca00) ( PDF | HTML )
Installation Guide DesignWare Cores DDR5/4 Memory Controller Installation Guide (Version: 1.21a-lca00) ( PDF | HTML )
Programming Guide DesignWare Cores DDR5/4 Memory Controller Programming Guide (Version: 1.21a-lca00) ( PDF | HTML )
Release Notes DesignWare Cores DDR5/4 Memory Controller Release Notes (Version: 1.21a-lca00) ( PDF | HTML )
User Guide DesignWare Cores DDR5/4 Memory Controller User Guide (Version: 1.21a-lca00) ( PDF | HTML )
|
| Toolsets: |
Qualified Toolsets |
| Download: |
dw_iip_DWC_ddrctl_ddr54 |
| Product Code: |
E904-0 |
| | |
| Description: |
DDR Controller supporting DDR5 and DDR4 with Advanced Features Package |
| Name: |
dwc_ddr54_controller_afp |
| Version: |
1.21a-lca00 |
| ECCN: |
3E991/NLR |
| STARs: |
Open and/or Closed STARs |
| myDesignWare: |
Subscribe for Notifications |
| Product Type: |
DesignWare Cores |
| Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRCTL Implementation Guide for DDR54 (Version: 1.00a) ( PDF | HTML )
Databook DesignWare Cores DDR5/4 Memory Controller Databook (Version: 1.21a-lca00) ( PDF | HTML )
Installation Guide DesignWare Cores DDR5/4 Memory Controller Installation Guide (Version: 1.21a-lca00) ( PDF | HTML )
Programming Guide DesignWare Cores DDR5/4 Memory Controller Programming Guide (Version: 1.21a-lca00) ( PDF | HTML )
Release Notes DesignWare Cores DDR5/4 Memory Controller Release Notes (Version: 1.21a-lca00) ( PDF | HTML )
User Guide DesignWare Cores DDR5/4 Memory Controller User Guide (Version: 1.21a-lca00) ( PDF | HTML )
|
| Toolsets: |
Qualified Toolsets |
| Download: |
dw_iip_DWC_ddrctl_ddr54 |
| Product Code: |
E091-0 |
| | |
| Description: |
DDR Controller supporting DDR5 with a CHI interface and Advanced Feature Package |
| Name: |
dwc_ddr5_controller_afp_chi |
| Version: |
1.21a-lca00 |
| ECCN: |
3E991/NLR |
| STARs: |
Open and/or Closed STARs |
| myDesignWare: |
Subscribe for Notifications |
| Product Type: |
DesignWare Cores |
| Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRCTL Implementation Guide for DDR5 (Version: 1.00a) ( PDF | HTML )
Databook DesignWare Cores DDR5 Memory Controller Databook (Version: 1.21a-lca00) ( PDF | HTML )
Installation Guide DesignWare Cores DDR5 Memory Controller Installation Guide (Version: 1.21a-lca00) ( PDF | HTML )
Programming Guide DesignWare Cores DDR5 Memory Controller Programming Guide (Version: 1.21a-lca00) ( PDF | HTML )
Release Notes DesignWare Cores DDR5 Memory Controller Release Notes (Version: 1.21a-lca00) ( PDF | HTML )
User Guide DesignWare Cores DDR5 Memory Controller User Guide (Version: 1.21a-lca00) ( PDF | HTML )
|
| Toolsets: |
Qualified Toolsets |
| Download: |
dw_iip_DWC_ddrctl_ddr54 |
| Product Code: |
H311-0 |
| | |
| Description: |
DDR Controller supporting DDR5 with Advanced Features Package |
| Name: |
dwc_ddr5_controller_afp |
| Version: |
1.21a-lca00 |
| ECCN: |
3E991/NLR |
| STARs: |
Open and/or Closed STARs |
| myDesignWare: |
Subscribe for Notifications |
| Product Type: |
DesignWare Cores |
| Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRCTL Implementation Guide for DDR5 (Version: 1.00a) ( PDF | HTML )
Databook DesignWare Cores DDR5 Memory Controller Databook (Version: 1.21a-lca00) ( PDF | HTML )
Installation Guide DesignWare Cores DDR5 Memory Controller Installation Guide (Version: 1.21a-lca00) ( PDF | HTML )
Programming Guide DesignWare Cores DDR5 Memory Controller Programming Guide (Version: 1.21a-lca00) ( PDF | HTML )
Release Notes DesignWare Cores DDR5 Memory Controller Release Notes (Version: 1.21a-lca00) ( PDF | HTML )
User Guide DesignWare Cores DDR5 Memory Controller User Guide (Version: 1.21a-lca00) ( PDF | HTML )
|
| Toolsets: |
Qualified Toolsets |
| Download: |
dw_iip_DWC_ddrctl_ddr54 |
| Product Code: |
H310-0 |
| | |
| Description: |
DDR Low Latency Controller supporting DDR5 |
| Name: |
dwc_ddr5_ll_controller |
| Version: |
1.21a-lca00 |
| ECCN: |
3E991/NLR |
| STARs: |
Open and/or Closed STARs |
| myDesignWare: |
Subscribe for Notifications |
| Product Type: |
DesignWare Cores |
| Documentation: |
Hide Documents...
Application Notes DesignWare Cores DDRCTL Implementation Guide for DDR5LL (Version: 1.00a) ( PDF | HTML )
Databook DesignWare Cores DDR5 Low Latency Memory Controller Databook (Version: 1.21a-lca00) ( PDF | HTML )
Installation Guide DesignWare Cores DDR5 Low Latency Memory Controller Installation Guide (Version: … ( PDF | HTML )
Programming Guide DesignWare Cores DDR5 Low Latency Memory Controller Programming Guide (Version: … ( PDF | HTML )
Release Notes DesignWare Cores DDR5 Low Latency Memory Controller Release Notes (Version: … ( PDF | HTML )
User Guide DesignWare Cores DDR5 Low Latency Memory Controller User Guide (Version: 1.21a-lca00) ( PDF | HTML )
|
| Toolsets: |
Qualified Toolsets |
| Download: |
dw_iip_DWC_ddrctl_ddr54 |
| Product Code: |
H309-0 |
