How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
Rising demand for cutting-edge mobile, IoT, and wearable devices, along with high compute
demands for AI and 5G/6G communications, has driven the need for lower power systems-on-chip
(SoCs). This is not only a concern for a device’s power consumption when active (dynamic
power), but also when the device is not active (leakage power). This highly competitive industry
provides significant rewards for being the first to achieve best-in-class power efficiency in
these markets. And of course, all of this must be achieved without impacting performance
or area. Power, performance, and area (PPA) are the critical metrics for today’s advanced
Synopsys Foundation IP Memory Compilers and Logic Libraries enable SoC designers to achieve the best possible PPA, getting the maximum possible performance out of their designs while enabling them at the lowest possible operating voltages (near threshold values of transistors), thus significantly reducing overall power consumption. The result is longer battery life and higher Performance Per Watt.
In this paper we will discuss:
Please complete the following form then click 'continue' to complete the download.
Note: all fields are required