- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Solutions
- Customer Success
- Partners
- Resources
- Blog
- Intelligent Risk Management
- AppSec Testing Orchestration
- Vulnerability Correlation & Prioritization
- DevSecOps Integrations
- Manage Business and Software Risk
- Manage software risk at the speed your business demands.
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
Intelligent Risk Management
AppSec Testing Orchestration
Vulnerability Correlation & Prioritization
DevSecOps Integrations
< Tools & Services
< Tools & Services
Holistic Program Development
AppSec Program Strategy
Threat & Risk Assessments
Security Training
Open Source Audits
Implementation & Deployment
< Software Integrity
< Solutions
Manage Business and Software Risk
Manage software risk at the speed your business demands.
< Solutions
< Solutions
< Solutions
< Software Integrity
< Customer Success
< Customer Success
< Customer Success
< Software Integrity
< Software Integrity
Partners
< Resources
< Resources
< Software Integrity
< Software Integrity
Blog
< main menu
Software Integrity
Software Integrity
+
Tools & Services
+
Solutions
+
Customer Success
Partners
+
Resources
Blog
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
DesignWare MTP ULP NVM IP
The Synopsys DesignWare® Multi-Time Programmable (MTP) Ultra Low-Power (ULP) Non-Volatile Memory (NVM) IP reduces area and power while increasing the write cycle endurance specification. The NVM IP is ideal for applications such as passive and semi-passive tags used in radio-frequency identification (RFID) and near-field communication (NFC), as well as other low-power analog and wireless applications. Originally developed in industry standard 180-nm/3.3V processes, the reprogrammable NVM IP enables the MTP functionality required by the Gen2 EPC and ISO15693 RFID standards with best in class power consumption.
Delivered as a hard IP block, the DesignWare MTP ULP NVM IP operates from a single 1.8V supply (including read operation down to 0.85V) and includes all the necessary support and control circuitry, including all high-voltage generation and distribution required for programming. At the system level this integration will reduce complexity of design and the ultra low-power operation extends battery life, improves RFID tag sensitivity and reduces size of external components such as RF antennas. Optimized for power consumption and designed in 180-nm process technology, the DesignWare NVM IP meets the needs of ultra-high frequency (UHF) and high frequency (HF) passive RFID tags in the industry’s most cost effective RF processes. Based on a production proven, Synopsys patented bitcell, yield and reliability targets required by high volume applications are achievable.| TSMC 180-nm | TSMC 152G | Silterra 180G | |
| Bit counts (bits) | 128 -› 1k/4K | 128 -› 1k | 128 -› 1k |
| Temperature range (ºC) | 40 -› 85 | 40 -› 85 | 40 -› 85 |
| Endurance (write cycles) | 100,000 | 100,000 | 100,000 |
| Programming voltage (V) | 1.4 -› 2.0 | 1.4 -› 2.0 | 1.4 -› 2.0 |
| Read voltage (V) | 0.85/0.9 -› 2.0 | 0.9 -› 2.0 | 0.9 -› 2.0 |
DesignWare MTP ULP NVM DesignWare NVM IP Complete Solution
Highlights
Products
Downloads and Documentation
- Zero mask adder, single poly, floating gate, logic-only reprogrammable NVM solution
- 128-bit to 1K/4K-bit configurations
- Minimum of 100,000 write cycle endurance
- Minimum 10-year data retention at 85°C
- 50% area reduction over existing solutions
- 90% program power reduction over existing solutions
- <10µA peak current during program and erase
- Read down to 0.85V
- Silicon-characterized and qualified to meet industry standards
| NVM MTP ULP SilTerra 180nm G 3.3V | STARs | Subscribe |
| NVM MTP ULP TSMC 152nm G 3.3V | STARs | Subscribe |
| NVM MTP ULP TSMC 180nm G 3.3V 125C Operation | STARs | Subscribe |
| MTP ULP NVM TSMC 180 G 105C Operation | STARs | Subscribe |
| NVM MTP ULP TSMC 180nm G 3.3V | STARs | Subscribe |
| NVM MTP ULP TSMC 180nm CM018RI 3.3V | STARs | Subscribe |
| Description: | MTP ULP NVM TSMC 180 G 105C Operation |
| Name: | dwc_nvm_ts18ug7ssn16aemrd01kc |
| Version: | 2.05a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Embedded Memory IP |
| Documentation: | Contact Us for More Information |
| Download: | v-nvm_ts18ug7ssn16aemrd01kc |
| Product Code: | C729-0 |
| Description: | NVM MTP ULP SilTerra 180nm G 3.3V |
| Name: | dwc_nvm_sl18ug7ssn16aemrd2 |
| Version: | 1.03a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Embedded Memory IP |
| Documentation: | |
| Download: | v-nvm_sl18ug7ssn16aemrd2 |
| Product Code: | A359-0 |
| Description: | NVM MTP ULP TSMC 152nm G 3.3V |
| Name: | dwc_nvm_ts15ug7ssn16aemrd2 |
| Version: | 1.02a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Embedded Memory IP |
| Documentation: | Contact Us for More Information |
| Download: | v-nvm_ts15ug7ssn16aemrd2 |
| Product Code: | A745-0 |
| Description: | NVM MTP ULP TSMC 180nm CM018RI 3.3V |
| Name: | dwc_nvm_ts18ur7ssn16aemrd04k2 |
| Version: | 3.03a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Embedded Memory IP |
| Documentation: | Contact Us for More Information |
| Download: | v-nvm_ts18ur7ssn16aemrd04k2 |
| Product Code: | D380-0 |
| Description: | NVM MTP ULP TSMC 180nm G 3.3V |
| Name: | dwc_nvm_ts18ug7ssn16aemrd2 |
| Version: | 2.04a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Embedded Memory IP |
| Documentation: | |
| Download: | v-nvm_ts18ug7ssn16aemrd2 |
| Product Code: | 9159-0 |
| Description: | NVM MTP ULP TSMC 180nm G 3.3V 125C Operation |
| Name: | dwc_nvm_ts18ug7ssn16aemrd01k2 |
| Version: | 2.05a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Embedded Memory IP |
| Documentation: | Contact Us for More Information |
| Download: | v-nvm_ts18ug7ssn16aemrd01k2 |
| Product Code: | C726-0 |