- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare Mobile Devices< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
Software Security Professional Services
Embedded Software Testing Insider Threat Detection Red Teaming Secure Coding Guidelines Software Architecture & Design Thick Client Testing< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
Community
Community Overview< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
DesignWare MIPI UniPro Controller IP
The Unified Protocol (UniPro) specification defines a layered protocol for interconnecting devices and components within mobile device systems. Applicable to a wide range of component types including application processors, co-processors, and modems, as well as different types of data traffic including control messages, bulk data transfer and packetized streaming. Implementing the UniPro specification reduces time-to-market and design costs by simplifying the interconnection of peripherals. In addition, the re-useable, extensible nature of the specification simplifies new feature implementation.
Synopsys’ DesignWare® MIPI® UniPro Controller IP provides the capability to control the UniPro link over an M-PHY link. The MIPI UniPro Controller is capable of transporting any kind of data between applications like camera, display, and memory devices on the same physical link. When combined with the multi-gear DesignWare MIPI M-PHY IP, Synopsys provides a single vendor UniPro-based IP solution, enabling designers to easily integrate the JEDEC UFS, MIPI CSI-3, and MIPI DSI-2 host or device implementation in application processors and peripheral ICs.
DesignWare MIPI Complete Solution Datasheet DesignWare MIPI UniPro Controller Datasheet
Highlights
Features
Products
Downloads and Documentation
- Compliant with MIPI® Alliance UniPro specification, version 1.61
- Supports all host and device configurations for JEDEC UFS, MIPI UniPort-M, CSI-3 and DSI-2
- Supports HS-Gear3 DesignWare M-PHY v3.1 and access to attributes
- Low-power operation, small area, and low latency
- Enables power gating and use of UPF flow
- HS-Gear3 adaptation and advanced granularity capability
- Skip symbol insertion, scrambler function, MK2 extension
- Scalable maximum bandwidth (up to 4 lanes in each direction)
- Configurable number of C Ports and DDB settings
- Available verification IP
- Configurable number of C Ports, DDB settings
- Configurable system data interface width
- Generic interface to the application layer
- Automatic flow control
- Reliable transmissions through error detection and automatic retransmission
- Support for up to two traffic classes
- Frame prioritization using pre-emption
- Support for test-modes like scantest and memory BIST
- Configurable number of layer 4 test features
- Generation and check of layer 1.5 test pattern
- Power gating supported
- Use of UPF flow
- Hardware prototyping system available
| Description: | MIPI UniPro |
| Name: | dwc_mipi_unipro |
| Version: | 1.40a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores MIPI UniPro Controller Databook DesignWare Cores MIPI UniPro Controller Databook with ChangesDoc Overview DesignWare Cores MIPI UniPro Controller Documentation OverviewInstallation Guide DesignWare Cores MIPI UniPro Controller Installation GuideRelease Notes DesignWare Cores MIPI UniPro Controller Release NotesUser Manuals DesignWare Cores MIPI UniPro Controller User Guide DesignWare Cores MIPI UniPro Controller User Guide with Changes |
| Toolsets: | Qualified Toolsets |
| Download: | MIPI-UNIPRO-CTRL |
| Product Code: | 7271-0, 7272-0 |