- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Integrations
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Software Integrity
Integrations
< Solutions
< Solutions
< Solutions
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
Software Integrity
Software Integrity
+
Tools & Services
Integrations
+
Solutions
+
Training
Customers
+
Resources
Partners
Blog
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
DesignWare USB 3.2 PHY IP
Synopsys' DesignWare USB 3.2 PHY IP provides designers with the industry's best combination of low area and low power with support for the leading process technologies such as 7nm FinFET. The USB 3.2 PHYs use a single efficient GDSII design that SuperSpeed USB 3.2 Gen 1 at 5Gbps, USB 3.2 Gen2 at 10Gbps, and USB 3.2 Gen2 x2 at 20Gbps.
Synopsys DesignWare USB IP is the most certified USB IP solution in the industry. With experience supporting over 3,500 design wins and approximately three billion silicon-proven units shipped, Synopsys' USB 3.2 IP solution, consisting of a controller, PHYs, verification IP, and IP subsystems, enables designers to lower integration risk and speed time-to-market.
DesignWare SuperSpeed USB 3.2 IP Solution
Highlights
Products
Downloads and Documentation
- DesignWare USB 3.2 PHYs and controllers offer high-performance throughput
- USB-C 3.2 PHY IP supports USB Type-C specification
- Supports SuperSpeed USB 3.2 Gen1 at 5Gbps, USB 3.2 Gen2 at 10Gbps, and USB 3.2 Gen2 x2 at 20Gbps
- Designed for advanced 1.8V CMOS planar bulk and FinFET process nodes
- Integrated PHY includes transmitter, receiver, PLL, digital core, and ESD
- Supports Hi-Speed 480 Mbps and Full Speed 12 Mbps
| USB-C 3.2 DP/TX PHY for GF 12LP+, North/South poly orientation | STARs | Subscribe |
| USB-C 3.2 DP/TX PHY ebdaux for SS 4LPE, North/South poly orientation | STARs | Subscribe |
| USB-C 3.2 DP/TX PHY ebdaux for TSMC N5, North/South poly orientation | STARs | Subscribe |
| USB-C 3.2 SS/SSP PHY, Type-C - TSMC N5, North/South Poly Orientation | STARs | Subscribe |
| USB-C 3.2 SS/SSP PHY, Type-C - TSMC 6FF, North/South Poly Orientation | STARs | Subscribe |
| USB-C 3.2 SS/SSP PHY, Type-C - TSMC 7FF, North/South Poly Orientation | STARs | Subscribe |
| Description: | USB-C 3.2 DP/TX PHY ebdaux for SS 4LPE, North/South poly orientation |
| Name: | dwc_usbc32dptx_ebdaux_phy_ss4lpens |
| Version: | 3.06a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes C10 Hardware Emulation Application Note (PHY Version: 3.06a) ( PDF ) DesignWare Cores Consumer 10 SerDes PCB and Packaging Design Guide (Doc … ( PDF | HTML ) DesignWare Cores Consumer 10G Type-C USB 3.2 DP ATE Test Bench (Version: 3.03a) ( HTML | PDF ) Databooks DesignWare Cores Type-C USB3.2SSP+ / DP Alt PHY for SS4LPE (PHY Version: 3.06a) ( PDF | HTML ) Type-C USB3.2SSP+ / DP Alt PCS for the DesignWare Type-C USB3.2SSP+ / DP Alt PHY … ( PDF | HTML ) Release Notes DesignWare Cores USBC3.2 DP PHY x4 NS for SS4LPE 1.2V (PHY Version: 3.06a) ( TXT ) |
| Download: | dwc_usbc32dptx_ebdaux_phy_ss4lpens |
| Product Code: | E992-0 |
| Description: | USB-C 3.2 DP/TX PHY ebdaux for TSMC N5, North/South poly orientation |
| Name: | dwc_usbc32dptx_ebdaux_phy_tsmc5ffns |
| Version: | 3.12a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores Consumer 10 SerDes PCB and Packaging Design Guide (Doc … ( PDF | HTML ) DesignWare Cores Consumer 10G Type-C USB 3.2 DP ATE Test Bench (Version: 3.03a) ( HTML | PDF ) Databooks DesignWare Cores Type-C USB3.2SSP+ / DP Alt PHY for TSMC5FFP (PHY Version: 3.12a) ( PDF | HTML ) Type-C USB3.2SSP+/DP Alt PCS for the DesignWare Type-C USB3.2SSP+ / DP Alt PHY … ( PDF | HTML ) Release Notes DesignWare Cores USBC3.2DP PHY x4 NS for TSMC 5FFP 1.2V Release Notes (PHY … ( TXT ) |
| Download: | dwc_usbc32dptx_ebdaux_phy_tsmc5ffns |
| Product Code: | E508-0 |
| Description: | USB-C 3.2 DP/TX PHY for GF 12LP+, North/South poly orientation |
| Name: | dwc_usbc32dptxphy_gf12lppns |
| Version: | 1.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Download: | dwc_usbc32dptxphy_gf12lppns |
| Product Code: | F552-0 |
| Description: | USB-C 3.2 SS/SSP PHY, Type-C - TSMC 6FF, North/South Poly Orientation |
| Name: | dwc_usbc32sspphy_tsmc6ffns |
| Version: | 4.01a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores Consumer 10 SerDes PCB and Packaging Design Guide (Doc … ( PDF | HTML ) DesignWare Cores USBC3.2SSP+ PHY ATE Test Bench for TSMC6FF (PHY Version: 4.01a) ( PDF ) Databooks DesignWare Cores USBC3.2SSP+ PHY for TSMC6FF (PHY Version: 4.01a) ( PDF | HTML ) Type-C USB3.2 SSP+ PCS for the DesignWare Cores USBC3.2SSP+ PHY (PHY Version: … ( PDF | HTML ) Datasheet DesignWare SuperSpeed USB 3.2 IP Solution ( PDF ) Release Notes Type-C USB3.2SSP+ PHY NS for TSMC6FF 1.8V Release Notes (PHY Version: 4.01a) ( TXT ) White Paper USB 3.2: A USB Type-C Challenge for SoC Designers ( PDF ) |
| Download: | dwc_usbc32sspphy_tsmc6ffns |
| Product Code: | F928-0 |
| Description: | USB-C 3.2 SS/SSP PHY, Type-C - TSMC 7FF, North/South Poly Orientation |
| Name: | dwc_usbc32sspphy_tsmc7ffns |
| Version: | 4.01a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores Consumer 10 SerDes PCB and Packaging Design Guide (Doc … ( PDF | HTML ) DesignWare Cores USBC 3.2 SSP+ PHY ATE Test Bench for TSMC7FF ( HTML | PDF ) Databooks DesignWare Cores USBC3.2SSP+ PHY for TSMC7FF (PHY Version: 4.01a) ( PDF | HTML ) USB3.1SSP+ PCS for the DesignWare Cores USB3.1SSP+ PHY ( PDF | HTML ) Datasheet DesignWare SuperSpeed USB 3.2 IP Solution ( PDF ) Release Notes DesignWare USBC3.2 SSP+ PHY for TSMC 7FF 1.8V Release Notes (PHY Ver: 4.01a) ( TXT ) White Paper USB 3.2: A USB Type-C Challenge for SoC Designers ( PDF ) |
| Download: | dwc_usbc32sspphy_tsmc7ffns |
| Product Code: | D921-0 |
| Description: | USB-C 3.2 SS/SSP PHY, Type-C - TSMC N5, North/South Poly Orientation |
| Name: | dwc_usbc32sspphy_tsmc5ffns |
| Version: | 3.11a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores Consumer 10 SerDes PCB and Packaging Design Guide (Doc … ( PDF | HTML ) DesignWare Cores Consumer 10 Type-C USB3.2SS+ PHY ATE Test Bench (PHY Version … ( HTML | PDF ) Databooks DesignWare Cores Type-C USB3.2SS+ PHY Databook for TSMC5FFP (PHY Version: 3.11a) ( PDF | HTML ) Type-C USB3.2SSP+ PCS for the DesignWare Cores Type-C USB3.2SSP+ (PHY Version … ( PDF | HTML ) Datasheet DesignWare SuperSpeed USB 3.2 IP Solution ( PDF ) Release Notes DesignWare Cores Type-C USB3.2SS+ PHY Release Notes for TSMC5FFP (PHY Version: … ( TXT ) White Paper USB 3.2: A USB Type-C Challenge for SoC Designers ( PDF ) |
| Download: | dwc_usbc32sspphy_tsmc5ffns |
| Product Code: | E507-0 |