- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Integrations
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Software Integrity
Integrations
< Solutions
< Solutions
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
Software Integrity
Software Integrity
+
Tools & Services
Integrations
+
Solutions
+
Training
Customers
+
Resources
Partners
Blog
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
DesignWare Multi-Protocol 25G PHY
The multi-lane DesignWare® Multi-Protocol 25G PHY IP is part of Synopsys’ high-performance multi-rate transceiver portfolio for high-end networking and cloud computing applications. The PHY is small in area and provides a low active and standby power solution that supports multiple electrical standards, including PCI Express (PCIe) 4.0, 25G and 100G Ethernet, Cache Coherent Interconnect for Accelerators (CCIX), SATA and other industry-standard interconnect protocols. Using leading-edge design, analysis, simulation, and measurement techniques, the multi-protocol 25G PHY delivers signal integrity and jitter performance that exceeds the standards electrical specifications.
The configurable transmitter and receiver equalizers along with Continuous Calibration and Adaptation (CCA) enable designers to control and optimize signal integrity and performance across voltage and temperature variations. The PHY provides advanced power management features for both standby and active power. The embedded bit error rate tester (BERT) and internal eye monitor provide on-chip testability and visibility into channel performance. The PHY integrates seamlessly with the DesignWare Physical Coding Sublayers (PCS) and digital controllers/Media Access Controllers (MACs) to reduce design time and to help designers achieve first-pass silicon success. Contact us now for more information and to discuss your 25G multi-protocol PHY IP needs.
DesignWare CCIX IP Complete Solution Datasheet DesignWare Multi-Protocol 25G PHY IP Datasheet
Highlights
Products
Downloads and Documentation
- Supports 1.25 to 25.8 Gbps data-rate
- Supports PCI Express 4.0 with lane margining, 1G to 100G Ethernet, CCIX, and SATA protocols
- Supports x1 to x16 macro configurations with aggregation and bifurcation
- Spread Spectrum Clock (SSC), ` PCIe Separate Refclk Independent SSC (SRIS) and power management features
- Ethernet Electrical Energy Efficient (EEE)
- Reference clock sharing for aggregated macro configurations
- Continuous time linear equalizer (CTLE), decision feedback equalization (DFE) and feed forward equalization (FFE)
- Embedded bit error rate tester (BERT) and internal eye monitor
- Supports IEEE 1149.6 AC Boundary Scan
| 25G MR Ethernet PHY, GF 14LPP x1 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G MR Ethernet PHY, GF 14LPP x2 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G MR Ethernet PHY, GF 14LPP x4 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G MR Ethernet PHY, TSMC 12FFC x4 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G MR Ethernet PHY, TSMC 12FFC x8 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G MR Ethernet PHY, TSMC 16FFC x1 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G MR Ethernet PHY, TSMC 16FFC x4 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G MR Ethernet PHY, TSMC 7FF x2 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G MR Ethernet PHY, TSMC 7FF x4 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, GF 12LP x1 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, GF 12LP x2 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, GF 12LP x4 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, GF 14LPP x1 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, GF 14LPP x2 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, GF 14LPP x4 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, GF 14LPP x8 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, TSMC 12FFC x4 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, TSMC 12FFC x8 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, TSMC 16FFC x1 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, TSMC 16FFC x4 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, TSMC 16FFPGL x4 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, TSMC 7FF x1 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, TSMC 7FF x2 North/South (vertical) poly orientation | STARs | Subscribe |
| 25G PHY, TSMC 7FF x4 North/South (vertical) poly orientation | STARs | Subscribe |
| Description: | 25G MR Ethernet PHY, GF 14LPP x1 North/South (vertical) poly orientation |
| Name: | dwc_25g_ethernet_phy_gf14lpp_x1ns |
| Version: | 1.03a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Download: | 25G-M-ENET-PHY_GF_14LPP_x1 |
| Product Code: | D966-0 |
| Description: | 25G MR Ethernet PHY, GF 14LPP x2 North/South (vertical) poly orientation |
| Name: | dwc_25g_ethernet_phy_gf14lpp_x2ns |
| Version: | 1.01a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Download: | 25G-M-ENET-PHY_GF_14LPP_x2 |
| Product Code: | D967-0 |
| Description: | 25G MR Ethernet PHY, GF 14LPP x4 North/South (vertical) poly orientation |
| Name: | dwc_25g_ethernet_phy_gf14lpp_x4ns |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Download: | 25G-M-ENET-PHY_GF_14LPP_x4 |
| Product Code: | D968-0 |
| Description: | 25G MR Ethernet PHY, TSMC 12FFC x4 North/South (vertical) poly orientation |
| Name: | dwc_25g_ethernet_phy_tsmc12ffc_x4ns |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Download: | 25G-M-ENET-PHY_TSMC_12FFC_x4 |
| Product Code: | D972-0 |
| Description: | 25G MR Ethernet PHY, TSMC 12FFC x8 North/South (vertical) poly orientation |
| Name: | dwc_25g_ethernet_phy_tsmc12ffc_x8ns |
| Version: | 1.01a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Download: | 25G-M-ENET-PHY_TSMC_12FFC_x8 |
| Product Code: | D973-0 |
| Description: | 25G MR Ethernet PHY, TSMC 16FFC x1 North/South (vertical) poly orientation |
| Name: | dwc_25g_ethernet_phy_tsmc16ffc_x1ns |
| Version: | 1.03a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | |
| Download: | 25G-M-ENET-PHY_TSMC_16FFC_x1 |
| Product Code: | D969-0 |
| Description: | 25G MR Ethernet PHY, TSMC 16FFC x4 North/South (vertical) poly orientation |
| Name: | dwc_25g_ethernet_phy_tsmc16ffc_x4ns |
| Version: | 1.02a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | |
| Download: | 25G-M-ENET-PHY_TSMC_16FFC_x4 |
| Product Code: | D970-0 |
| Description: | 25G MR Ethernet PHY, TSMC 7FF x2 North/South (vertical) poly orientation |
| Name: | dwc_25g_ethernet_phy_tsmc7ff_x2ns |
| Version: | 1.07a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Download: | 25G-M-ENET-PHY_TSMC_N7_x2 |
| Product Code: | D974-0 |
| Description: | 25G MR Ethernet PHY, TSMC 7FF x4 North/South (vertical) poly orientation |
| Name: | dwc_25g_ethernet_phy_tsmc7ff_x4ns |
| Version: | 1.10a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Download: | dwc_25g_ethernet_phy_tsmc7ff_x4ns |
| Product Code: | D975-0 |
| Description: | 25G PHY, GF 12LP x1 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_gf12lp_x1ns |
| Version: | 1.01a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores Multi-Protocol 25G PHY ATE Test Bench (Doc Version: 1.1) ( PDF ) Databooks DesignWare Cores Multi-Protocol 25G PHY for GF 12LP Databook x1 (PHY Version: … ( PDF | HTML ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (PCS … ( HTML | PDF ) Release Notes DesignWare Cores Multi-Protocol 25G PHY for GF 12LP x1 Release Notes (PHY … ( TXT ) |
| Download: | dwc_25g_phy_gf12lp_x1ns |
| Product Code: | E398-0 |
| Description: | 25G PHY, GF 12LP x2 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_gf12lp_x2ns |
| Version: | 1.01a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores Multi-Protocol 25G PHY ATE Test Bench (Doc Version: 1.1) ( PDF ) Databooks DesignWare Cores Multi-Protocol 25G PHY for GF 12LP Databook x2 (PHY Version: … ( PDF | HTML ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (PCS … ( HTML | PDF ) Release Notes DesignWare Cores Multi-Protocol 25G PHY for GF 12LP x2 Release Notes (PHY … ( TXT ) |
| Download: | dwc_25g_phy_gf12lp_x2ns |
| Product Code: | E399-0 |
| Description: | 25G PHY, GF 12LP x4 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_gf12lp_x4ns |
| Version: | 1.01a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores Multi-Protocol 25G PHY ATE Test Bench (Doc Version: 1.1) ( PDF ) Databooks DesignWare Cores Multi-Protocol 25G Four-Lane PHY for GF 12LP Databook (PHY … ( PDF ) DesignWare Cores Multi-Protocol 25G Four-Lane PHY for GF 12LP Databook (PHY … ( PDF | HTML ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (PCS … ( HTML | PDF ) Release Notes DesignWare Cores Multi-Protocol 25G PHY for GF 12LP Release Notes (PHY Version: … ( TXT ) DesignWare Cores Multi-Protocol 25G PHY for GF 12LP Release Notes (PHY Version: … ( TXT ) |
| Download: | dwc_25g_phy_gf12lp_x4ns |
| Product Code: | E400-0 |
| Description: | 25G PHY, GF 14LPP x1 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_gf14lpp_x1ns |
| Version: | 1.03c |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores 25G PHY IP Integration Review Checklist Application Note (Doc … ( PDF | HTML ) DesignWare Cores High Speed SerDes Custom Clock Grouping (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores High Speed SerDes Gate-Level Simulations (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores Multi-Protocol 25G PHY ATE Test Bench (Doc Version: 0.40) ( PDF ) DesignWare Cores PHY External ROM and External SRAM Interfaces and … ( HTML | PDF ) SerDes PCB and Packaging Design Guide (Doc Version: 2.00a) ( PDF ) Complete Solution Datasheet DesignWare CCIX IP Complete Solution Datasheet ( PDF ) Databooks DesignWare Cores Multi-Protocol 25G One-Lane PHY for GF 14LPP Databook (PHY … ( PDF | HTML ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (Doc Date: … ( HTML | PDF ) Release Notes DesignWare Cores Multi-Protocol 25G One-Lane PHY for GF 14LPP Release Notes … ( TXT ) |
| Download: | E25-PHY_GF_14LPP_x1 |
| Product Code: | C666-0 |
| Description: | 25G PHY, GF 14LPP x2 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_gf14lpp_x2ns |
| Version: | 1.01a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores 25G PHY IP Integration Review Checklist Application Note (Doc … ( PDF | HTML ) DesignWare Cores High Speed SerDes Custom Clock Grouping (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores High Speed SerDes Gate-Level Simulations (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores PHY External ROM and External SRAM Interfaces and … ( HTML | PDF ) Databooks DesignWare Cores Multi-Protocol 25G Two-Lane PHY for GF 14LPP Databook (PHY … ( PDF | HTML ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (Doc Date: … ( HTML | PDF ) |
| Download: | E25-PHY_GF_14LPP_x2 |
| Product Code: | D237-0 |
| Description: | 25G PHY, GF 14LPP x4 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_gf14lpp_x4ns |
| Version: | 1.04a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores 25G PHY IP Integration Review Checklist Application Note (Doc … ( PDF | HTML ) DesignWare Cores High Speed SerDes Custom Clock Grouping (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores High Speed SerDes Gate-Level Simulations (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores Multi-Protocol 25G PHY ATE Test Bench (Doc Version: 0.30) ( PDF ) DesignWare Cores PHY External ROM and External SRAM Interfaces and … ( HTML | PDF ) SerDes PCB and Packaging Design Guide (Doc Version: 2.00a) ( PDF ) Databooks DesignWare Cores Multi-Protocol 25G Four-Lane PHY for GF 14LPP Databook (PHY … ( PDF | HTML ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (PCS … ( HTML | PDF ) Release Notes DesignWare Cores Multi-Protocol 25G Four-Lane PHY for GF 14LPP Release Notes … ( TXT ) |
| Download: | E25-PHY_GF_14LPP_x4 |
| Product Code: | D238-0 |
| Description: | 25G PHY, GF 14LPP x8 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_gf14lpp_x8ns |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Download: | E25-PHY_GF_14LPP_x8 |
| Product Code: | D940-0 |
| Description: | 25G PHY, TSMC 12FFC x4 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_tsmc12ffc_x4ns |
| Version: | 1.03a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores 25G PHY IP Integration Review Checklist Application Note (Doc … ( PDF | HTML ) DesignWare Cores High Speed SerDes Custom Clock Grouping (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores High Speed SerDes Gate-Level Simulations (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores Multi-Protocol 25G PHY ATE Test Bench (Doc Version: 1.1) ( PDF ) DesignWare Cores PHY External ROM and External SRAM Interfaces and … ( HTML | PDF ) SerDes PCB and Packaging Design Guide (Doc Version: 2.00a) ( PDF ) Databooks DesignWare Cores Multi-Protocol 25G Four-Lane PHY for TSMC 12FFC Databook … ( HTML | PDF ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (PCS … ( HTML | PDF ) Release Notes DesignWare Cores Multi-Protocol 25G Four-Lane PHY for TSMC 12FFC Release … ( TXT ) |
| Download: | dwc_25g_phy_tsmc12ffc_x4ns |
| Product Code: | D110-0 |
| Description: | 25G PHY, TSMC 12FFC x8 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_tsmc12ffc_x8ns |
| Version: | 1.01a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores 25G PHY IP Integration Review Checklist Application Note (Doc … ( PDF | HTML ) DesignWare Cores High Speed SerDes Custom Clock Grouping (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores High Speed SerDes Gate-Level Simulations (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores Multi-Protocol 25G PHY ATE Test Bench (Doc Version: 0.30) ( PDF ) DesignWare Cores PHY External ROM and External SRAM Interfaces and … ( HTML | PDF ) SerDes PCB and Packaging Design Guide (Doc Version: 2.00a) ( PDF ) Databooks DesignWare Cores Multi-Protocol 25G Eight-Lane PHY for TSMC 12FFC Databook … ( PDF | HTML ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (Doc Date: … ( HTML | PDF ) Release Notes DesignWare Cores Multi-Protocol 25G Eight-Lane PHY for TSMC 12FFC Release … ( TXT ) |
| Download: | E25-PHY_TSMC_12FFC_x8 |
| Product Code: | D111-0 |
| Description: | 25G PHY, TSMC 16FFC x1 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_tsmc16ffc_x1ns |
| Version: | 1.03a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores 25G PHY IP Integration Review Checklist Application Note (Doc … ( PDF | HTML ) DesignWare Cores High Speed SerDes Custom Clock Grouping (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores High Speed SerDes Gate-Level Simulations (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores Multi-Protocol 25G PHY ATE Test Bench (Doc Version: 0.60) ( PDF ) DesignWare Cores PHY External ROM and External SRAM Interfaces and … ( HTML | PDF ) SerDes PCB and Packaging Design Guide (Doc Version: 2.00a) ( PDF ) Databooks DesignWare Cores Multi-Protocol 25G One-Lane Ethernet PHY for TSMC 16FFC … ( HTML | PDF ) DesignWare Cores Multi-Protocol 25G One-Lane PHY for TSMC 16FFC Databook … ( PDF | HTML ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (PCS … ( HTML | PDF ) Release Notes DesignWare Cores Multi-Protocol 25G One-Lane PHY for TSMC 16FFC Release … ( TXT ) |
| Download: | E25-PHY_TSMC_16FFC_x1 |
| Product Code: | C725-0 |
| Description: | 25G PHY, TSMC 16FFC x4 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_tsmc16ffc_x4ns |
| Version: | 1.03a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores 25G PHY IP Integration Review Checklist Application Note (Doc … ( PDF | HTML ) DesignWare Cores High Speed SerDes Custom Clock Grouping (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores High Speed SerDes Gate-Level Simulations (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores Multi-Protocol 25G PHY ATE Test Bench (Doc Version: 0.60) ( PDF ) DesignWare Cores PHY External ROM and External SRAM Interfaces and … ( HTML | PDF ) SerDes PCB and Packaging Design Guide (Doc Version: 2.00a) ( PDF ) Complete Solution Datasheets DesignWare CCIX IP Complete Solution Datasheet ( PDF ) DesignWare IP for PCI Express Complete Solution Datasheet ( PDF ) Databooks DesignWare Cores Multi-Protocol 25G Four-Lane Ethernet PHY for TSMC 16FFC … ( HTML | PDF ) DesignWare Cores Multi-Protocol 25G Four-Lane PHY for TSMC 16FFC Databook … ( PDF | HTML ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (PCS … ( HTML | PDF ) Release Notes DesignWare Cores Multi-Protocol 25G Four-Lane PHY for TSMC 16FFC Release … ( TXT ) |
| Download: | E25-PHY_TSMC_16FFC_x4 |
| Product Code: | C419-0 |
| Description: | 25G PHY, TSMC 16FFPGL x4 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_tsmc16ffpgl_x4ns |
| Version: | 1.02a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores 25G PHY IP Integration Review Checklist Application Note (Doc … ( PDF | HTML ) DesignWare Cores High Speed SerDes Custom Clock Grouping (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores High Speed SerDes Gate-Level Simulations (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores Multi-Protocol 25G PHY ATE Test Bench (Doc Version: 0.30) ( PDF ) DesignWare Cores PHY External ROM and External SRAM Interfaces and … ( HTML | PDF ) SerDes PCB and Packaging Design Guide (Doc Version: 2.00a) ( PDF ) Databooks DesignWare Cores Multi-Protocol 25G Four-Lane PHY for TSMC 16FFPGL Databook … ( PDF | HTML ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (Doc Date: … ( HTML | PDF ) Release Notes DesignWare Cores Multi-Protocol 25G Four-Lane PHY for TSMC 16FFC Release … ( TXT ) |
| Download: | E25-PHY_TSMC_16FFPGL_x4 |
| Product Code: | D239-0 |
| Description: | 25G PHY, TSMC 7FF x1 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_tsmc7ff_x1ns |
| Version: | 1.02a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | |
| Download: | E25-PHY_TSMC_N7_x1 |
| Product Code: | E410-0 |
| Description: | 25G PHY, TSMC 7FF x2 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_tsmc7ff_x2ns |
| Version: | 1.09b |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores 25G PHY IP Integration Review Checklist Application Note (Doc … ( PDF | HTML ) DesignWare Cores High Speed SerDes Custom Clock Grouping (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores High Speed SerDes Gate-Level Simulations (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores Multi-Protocol 25G PHY ATE Test Bench (Doc Version: 1.0) ( PDF ) DesignWare Cores PHY External ROM and External SRAM Interfaces and … ( HTML | PDF ) SerDes PCB and Packaging Design Guide (Doc Version: 2.00a) ( PDF ) Databooks DesignWare Cores Multi-Protocol 25G Two-Lane PHY for TSMC 7FF Databook (PHY … ( HTML | PDF ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (PCS … ( PDF ) Release Notes DesignWare Cores Multi-Protocol 25G Two-Lane PHY for TSMC 7FF Release Notes … ( TXT ) |
| Download: | E25-PHY_TSMC_N7_x2 |
| Product Code: | D230-0 |
| Description: | 25G PHY, TSMC 7FF x4 North/South (vertical) poly orientation |
| Name: | dwc_25g_phy_tsmc7ff_x4ns |
| Version: | 1.10a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores 25G PHY IP Integration Review Checklist Application Note (Doc … ( PDF | HTML ) DesignWare Cores High Speed SerDes Custom Clock Grouping (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores High Speed SerDes Gate-Level Simulations (Doc Version: 1.10a) ( HTML | PDF ) DesignWare Cores Multi-Protocol 25G PHY ATE Test Bench (Doc Version: 0.10) ( PDF ) DesignWare Cores PHY External ROM and External SRAM Interfaces and … ( HTML | PDF ) SerDes PCB and Packaging Design Guide (Doc Version: 2.00a) ( PDF ) Databooks DesignWare Cores Multi-Protocol 25G PHY for TSMC 7FF Databook x4 (PHY Version: … ( PDF | HTML ) Multi-Protocol 25G PCS for the DesignWare Cores Multi-Protocol 25G PHY (Doc Date: … ( PDF | HTML ) Release Notes DesignWare Cores Multi-Protocol 25G PHY for TSMC 7FF x4 Release Notes (PHY … ( TXT ) |
| Download: | dwc_25g_phy_tsmc7ff_x4ns |
| Product Code: | D293-0 |