- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Polaris Platform
Comprehensive application security from developer to deployment
< Software Integrity
< Software Integrity
< Software Integrity
Professional Services
Strategy and programs that address security before, during and after development
< Software Integrity
< Tools
< Tools
< Tools
< Tools
< Software Integrity
< Services
Managed Security Testing
Managed SAST
Dynamic Analysis (DAST)
Penetration Testing
Mobile Application Security Testing
Network Security Testing
< Services
Professional Services
Strategy and Planning
Architecture & Design
DevSecOps Integration
Cloud Security
Industry Solutions
< Services
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Solutions
< Solutions
< Resources
< Resources
< Software Integrity
< Software Integrity
Customers
< Partners
< Partners
Become a partner
< Software Integrity
< Software Integrity
Blog
< main menu
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers
< About Us
Careers
Careers
< main menu
DesignWare LPDDR4 multiPHY / LPDDR4X multiPHY IP
The DesignWare LPDDR4 multiPHY is Synopsys’ second generation physical (PHY) layer IP interface solution for ASICs, ASSPs, system-on-chips (SoCs) and system-in-package applications requiring high-performance LPDDR4, LPDDR3, DDR4, DDR3, and/or DDR3L SDRAM interfaces operating at up to 4,267 Mbps. The DesignWare LPDDR4X multiPHY supports LPDDR4X, LPDDR4, and DDR4 SDRAM interfaces operating at up to 4,267 Mbps. With multiple interfaces, these PHYs can, for example, be used in a mobile application such as a smartphone that requires high-performance LPDDR4 mobile SDRAM support and also used in a larger form factor budget tablet application requiring DDR4 SDRAMs.
Optimized for high performance, low latency, low area, low power, and ease of integration, the LPDDR4 multiPHY is provided as hardened IP components including a 4 slice Address/Command macrocell (ACX4), an 8-bit data macrocell (DBYTE) that includes DM/DBI and data strobes, and a master macrocell (MASTER) that includes the PLL used by the PHY. The macrocells include fully integrated I/Os and are easily assembled into a variety of configurations from a single 16-bit LPDDR4 PHY to a 72-bit DDR4 PHY. An RTL-based PHY utility block (PUB) with firmware-based training capabilities supports the GDSII-based PHY.
The LPDDR4X multiPHY is a similar PHY to the LPDDR4 multiPHY that has been optimized for interfacing to lower power LPDDR4X SDRAMs that use a 0.6V nominal interface. The LPDDR4X multiPHY includes enhanced IOs that also use a 0.6V supply when interfacing to LPDDR4X SDRAMs resulting in lower PHY power consumption. The LPDDR4X multiPHY supports LPDDR4X, LPDDR4 and DDR4 SDRAMs up to 4,267 Mbps.
DesignWare DDR Complete Solution Datasheet DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet DesignWare LPDDR4 multiPHY IP Datasheet
Highlights
Features
Products
Downloads and Documentation
- Supports JEDEC standard LPDDR4X, LPDDR4, LPDDR3, DDR4, DDR3, and DDR3L (1.35V DDR3) SDRAMs
- Support for data rates up to 4,267 Mbps (process dependent)
- Designed for rapid integration with Synopsys Enhanced Universal DDR Memory/Protocol Controllers (uMCTL2/uPCTL2) for a complete DDR interface solution
- PHY independent, firmware-based training using an embedded calibration processor
- Optional dual channel architecture for LPDDR3/4/4X modes facilitates two independent channels in less area versus two independent PHYs
- LPDDR4 multiPHY:
- Compatible with JEDEC standard LPDDR4 SDRAMs up to 4,267 Mbps
- Maximum data rate is process technology dependent
- Compatible with JEDEC standard DDR4 SDRAMs up to 3,200 Mbps
- Compatible with JEDEC standard LPDDR3, DDR3 or DDR3L SDRAMs up to 2,133 Mbps
- LPDDR4X multiPHY:
- Compatible with JEDEC standard LPDDR4 or LPDDR4X SDRAMs up to 4,267 Mbps
- DFI 4.0 Version 2 compliant interface to the memory controller
- 1:1, 1:2, and 1:4 clock modes supported
- Optional dual channel DFI for independent 2-channel memories (e.g., LPDDR3/4)
- Flexible channel architecture
- Support for two independent LPDDR4/4X 16-bit channels via one 32-bit PHYs for reduced area and power
- Support for one DDR4/3 interface
- Support for 8-bit, 16-bit, 32-bit and 64-bit wide SDRAMs
- 8-bit and 16-bit DDR3 (LPDDR4 multiPHY only) and DDR4 supported
- 16-bit per channel LPDDR4/4X supported
- 16-bit and 32-bit per channel LPDDR3 supported (LPDDR4 multiPHY only)
- Flexible configuration options:
- LPDDR4/LPDDR4X/LPDDR3: Up to 2 DQ loads, 8 CA loads, and 4 CS loads
- DDR4/DDR3: Up to 4 DQ loads and 4 ranks of CA loading
- Shared AC mode that permits one address and command channel to be time division multiplexed between two independent data channels
- PHY independent, firmware-based training using an embedded calibration processor
- Utilizes specialized hardware acceleration engines
- Automatic periodic retraining through the DFI MASTER interface
- Supports:
- Command Bus Training (VREFCA)
- (LPDDR3, LPDDR4) Command Bus eye training relative to CK
- Write Leveling to compensate for CK-DQS timing skew
- Write Training: DQS to DQ
- Data bus VREFDQ training
- Read training:
- DQ bit deskew training
- DQS to DQ eye centering training using DRAM array
- IO calibration and ODT calibration
| LPDDR4 multiPHY V2 - GF 22FDX18 for Automotive Grade 1 | STARs | Subscribe |
| LPDDR4X multiPHY - TSMC16FFC18 for Automotive | STARs | Subscribe |
| LPDDR4 multiPHY V2 - TSMC16FFC18 for Automotive | STARs | Subscribe |
| LPDDR4X multiPHY Plus - GF 12LP18 | STARs | Subscribe |
| LPDDR4X multiPHY - GF 14LPP18 | STARs | Subscribe |
| LPDDR4X multiPHY - SS 11LPP | STARs | Subscribe |
| LPDDR4X multiPHY - SS 14LPP18 | STARs | Subscribe |
| LPDDR4X multiPHY - TSMC12FFC18 | STARs | Subscribe |
| LPDDR4X multiPHY - TSMC16FFC18 | STARs | Subscribe |
| LPDDR4X multiPHY - TSMC N7 | STARs | Subscribe |
| LPDDR4 multiPHY - 28FDSOI18 | STARs | Subscribe |
| LPDDR4 multiPHY V2 - GF 22FDX | STARs | Subscribe |
| LPDDR4 multiPHY V2 - SS 10LPP | STARs | Subscribe |
| LPDDR4 multiPHY V2 - SS 11LPP | STARs | Subscribe |
| LPDDR4 multiPHY V2 - SS 14LPP | STARs | Subscribe |
| LPDDR4 multiPHY V2 - SS 8LPP | STARs | Subscribe |
| LPDDR4 multiPHY V2 - TSMC12FFC18 | STARs | Subscribe |
| LPDDR4 multiPHY V2 - TSMC16FFC18 | STARs | Subscribe |
| LPDDR4 multiPHY V2 - TSMC16FF+LL18 | STARs | Subscribe |
| LPDDR4 multiPHY V2 - TSMC 22ULP | STARs | Subscribe |
| LPDDR4 multiPHY V2 - TSMC28HPC18 | STARs | Subscribe |
| LPDDR4 multiPHY V2 - TSMC28HPC+18 | STARs | Subscribe |
| LPDDR4 multiPHY V2 - UMC 28HPC+18 | STARs | Subscribe |
| Description: | LPDDR4 multiPHY - 28FDSOI18 |
| Name: | dwc_lpddr4_multiphy_28fdsoi18 |
| Version: | 1.40b |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores LPDDR4 multiPHY Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR multiPHY Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY Utility Block Databook (PUB) ( PDF ) Datasheets DesignWare DDR Complete Solution Datasheet ( PDF ) DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF ) DesignWare LPDDR4 multiPHY IP Datasheet ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY Release Notes ( TXT ) White Paper Optimizing LPDDR4 Performance and Power with Multi-Channel Architectures ( PDF ) |
| Download: | LPDDR4-m-PHY_28FDSOI18 |
| Description: | LPDDR4 multiPHY V2 - GF 22FDX |
| Name: | dwc_lpddr4_multiphy_v2_gf22fdx18 |
| Version: | 1.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address … ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 PUB Databook, 2.41a ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY-V2_GF_22FDX |
| Product Code: | D781-0 |
| Description: | LPDDR4 multiPHY V2 - GF 22FDX18 for Automotive Grade 1 |
| Name: | dwc_ap1_lpddr4_multiphy_v2_gf22fdx18 |
| Version: | 1.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Download: | dwc_ap1_lpddr4_mphy_v2_gf22fdx18 |
| Product Code: | E376-0 |
| Description: | LPDDR4 multiPHY V2 - SS 10LPP |
| Name: | dwc_lpddr4_multiphy_v2_ss10lpp |
| Version: | 1.10a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Firmware ATE Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address … ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Utility Block Databook (PUB), version 2.20a ( PDF ) Datasheets DesignWare DDR Complete Solution Datasheet ( PDF ) DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF ) DesignWare LPDDR4 multiPHY IP Datasheet ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY-V2_SS_10LPP |
| Product Code: | C402-0 |
| Description: | LPDDR4 multiPHY V2 - SS 11LPP |
| Name: | dwc_lpddr4_multiphy_v2_ss11lpp |
| Version: | 1.10a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 PUB Databook, 2.41a ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY-V2_SS_11LPP |
| Product Code: | D842-0 |
| Description: | LPDDR4 multiPHY V2 - SS 14LPP |
| Name: | dwc_lpddr4_multiphy_v2_ss14lpp |
| Version: | 2.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address … ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 PUB Databook, 2.40a ( PDF ) Datasheets DesignWare DDR Complete Solution Datasheet ( PDF ) DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF ) DesignWare LPDDR4 multiPHY IP Datasheet ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY-V2_SS_14LPP |
| Product Code: | C400-0 |
| Description: | LPDDR4 multiPHY V2 - SS 8LPP |
| Name: | dwc_lpddr4_multiphy_v2_ss8lpp |
| Version: | 1.10a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF ) DesignWare Cores DDRn PHY ZEBU Emulation Compilation Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 PUB Databook, 2.42a ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY-V2_SS_8LPP |
| Product Code: | D844-0 |
| Description: | LPDDR4 multiPHY V2 - TSMC 22ULP |
| Name: | dwc_lpddr4_multiphy_v2_tsmc22ulp18 |
| Version: | 1.30a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDRn PHY PHYInit Software Overview Application Note 1.30 ( PDF ) DesignWare Cores DDRn PHY ZEBU Emulation Compilation Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 HSPICE Model for TSMC22ULP ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address … ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 PUB Databook, 2.40a ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY-V2_TSMC_22ULP |
| Product Code: | E001-0 |
| Description: | LPDDR4 multiPHY V2 - TSMC12FFC18 |
| Name: | dwc_lpddr4_multiphy_v2_tsmc12ffc18 |
| Version: | 2.20a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address … ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 PUB Databook, 2.42a ( PDF ) Datasheets DesignWare DDR Complete Solution Datasheet ( PDF ) DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF ) DesignWare LPDDR4 multiPHY IP Datasheet ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY-V2_TSMC_12FFC |
| Product Code: | C631-0 |
| Description: | LPDDR4 multiPHY V2 - TSMC16FF+LL18 |
| Name: | dwc_lpddr4_multiphy_v2_tsmc16ffpll18 |
| Version: | 1.20a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address … ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Utility Block Databook (PUB), version 1.21a ( PDF ) Datasheets DesignWare DDR Complete Solution Datasheet ( PDF ) DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF ) DesignWare LPDDR4 multiPHY IP Datasheet ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY-V2_TSMC_16FFPLL |
| Product Code: | B877-0 |
| Description: | LPDDR4 multiPHY V2 - TSMC16FFC18 |
| Name: | dwc_lpddr4_multiphy_v2_tsmc16ffc18 |
| Version: | 3.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF ) DesignWare Cores DDRn PHY ZEBU Emulation Compilation Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address … ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 PUB Databook, 2.42a ( PDF ) Datasheets DesignWare DDR Complete Solution Datasheet ( PDF ) DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF ) DesignWare LPDDR4 multiPHY IP Datasheet ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY-V2_TSMC_16FFC |
| Product Code: | B755-0 |
| Description: | LPDDR4 multiPHY V2 - TSMC16FFC18 for Automotive |
| Name: | dwc_ap_lpddr4_multiphy_v2_tsmc16ffc18 |
| Version: | 1.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address … ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Utility Block Databook (PUB), version 1.21a ( PDF ) Datasheets DesignWare DDR Complete Solution Datasheet ( PDF ) DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF ) DesignWare LPDDR4 multiPHY IP Datasheet ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) White Paper IP for Centralized ADAS Domain Controllers ( PDF ) |
| Download: | AP-LPDDR4-m-PHY_TSMC_16FFC |
| Product Code: | C086-0 |
| Description: | LPDDR4 multiPHY V2 - TSMC28HPC+18 |
| Name: | dwc_lpddr4_multiphy_v2_tsmc28hpcp18 |
| Version: | 2.80a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 HSPICE Model for TSMC28hpcp18 ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address … ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 coreKit User Guide ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 PUB Databook, 2.42a ( PDF ) Datasheets DesignWare DDR Complete Solution Datasheet ( PDF ) DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF ) DesignWare LPDDR4 multiPHY IP Datasheet ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY-V2_TSMC_28HPCP |
| Product Code: | B888-0 |
| Description: | LPDDR4 multiPHY V2 - TSMC28HPC18 |
| Name: | dwc_lpddr4_multiphy_v2_tsmc28hpc18 |
| Version: | 1.40a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Firmware ATE Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address … ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Utility Block Databook (PUB), version 2.00b ( PDF ) Datasheets DesignWare DDR Complete Solution Datasheet ( PDF ) DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF ) DesignWare LPDDR4 multiPHY IP Datasheet ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY-V2_TSMC_28HPC |
| Product Code: | B975-0 |
| Description: | LPDDR4 multiPHY V2 - UMC 28HPC+18 |
| Name: | dwc_lpddr4_multiphy_v2_umc28hpcp18 |
| Version: | 1.30a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDR4/3 PHY APB Register Map Compression Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 APB Register Map Compression Application Note ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 Training Engine Command and Address … ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4 multiPHY V2 Databook ( PDF ) DesignWare Cores LPDDR4 multiPHY V2 PUB Databook, 2.40a ( PDF ) Implementation Guide DesignWare Cores LPDDR4 multiPHY V2 Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4 multiPHY V2 Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY-V2_UMC_28HPCP |
| Product Code: | C403-0 |
| Description: | LPDDR4X multiPHY - GF 14LPP18 |
| Name: | dwc_lpddr4x_multiphy_gf14lpp18 |
| Version: | 1.20a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF ) DesignWare Cores DDRn PHY ZEBU Emulation Compilation Application Note ( PDF ) DesignWare Cores LPDDR4x multiPHY DDR4 and LPDDR4 Configuration Application Note ( PDF ) DesignWare Cores LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping … ( PDF ) DesignWare Cores LPDDR4x multiPHY coreKit User Guide ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4x multiPHY Databook ( PDF ) DesignWare Cores LPDDR4x multiPHY PUB Databook, 2.40a ( PDF ) Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4x multiPHY Release Notes ( TXT ) |
| Download: | LPDDR4X-m-PHY_GF_14LPP |
| Product Code: | D348-0 |
| Description: | LPDDR4X multiPHY - SS 11LPP |
| Name: | dwc_lpddr4x_multiphy_ss11lpp |
| Version: | 1.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF ) DesignWare Cores DDRn PHY ZEBU Emulation Compilation Application Note ( PDF ) DesignWare Cores LPDDR4X multiPHY HSPICE Model for SS11lpp18 ( PDF ) DesignWare Cores LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping … ( PDF ) DesignWare Cores LPDDR4x multiPHY coreKit User Guide ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4x multiPHY Databook ( PDF ) DesignWare Cores LPDDR4x multiPHY PUB Databook, 2.42a ( PDF ) Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4x multiPHY Release Notes ( TXT ) |
| Download: | LPDDR4X-m-PHY_SS_11LPP |
| Product Code: | E374-0 |
| Description: | LPDDR4X multiPHY - SS 14LPP18 |
| Name: | dwc_lpddr4x_multiphy_ss14lpp18 |
| Version: | 1.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | Contact Us for More Information |
| Download: | dwc_lpddr4x_multiphy_ss14lpp18 |
| Product Code: | E373-0 |
| Description: | LPDDR4X multiPHY - TSMC N7 |
| Name: | dwc_lpddr4x_multiphy_tsmc7ff18 |
| Version: | 2.40a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF ) DesignWare Cores DDRn PHY ZEBU Emulation Compilation Application Note ( PDF ) DesignWare Cores LPDDR4x multiPHY DDR4 and LPDDR4 Configuration Application Note ( PDF ) DesignWare Cores LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping … ( PDF ) DesignWare Cores LPDDR4x multiPHY coreKit User Guide ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4x multiPHY Databook ( PDF ) DesignWare Cores LPDDR4x multiPHY PUB Databook, 2.41a ( PDF ) Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4x multiPHY Release Notes ( TXT ) |
| Download: | dwc_lpddr4x_multiphy_tsmc7ff18 |
| Product Code: | C406-0 |
| Description: | LPDDR4X multiPHY - TSMC12FFC18 |
| Name: | dwc_lpddr4x_multiphy_tsmc12ffc18 |
| Version: | 3.30a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF ) DesignWare Cores DDRn PHY ZEBU Emulation Compilation Application Note ( PDF ) DesignWare Cores LPDDR4x multiPHY DDR4 and LPDDR4 Configuration Application Note ( PDF ) DesignWare Cores LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping … ( PDF ) DesignWare Cores LPDDR4x multiPHY coreKit User Guide ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4x multiPHY Databook ( PDF ) DesignWare Cores LPDDR4x multiPHY PUB Databook, 2.41a ( PDF ) Datasheets DesignWare DDR Complete Solution Datasheet ( PDF ) DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF ) DesignWare LPDDR4 multiPHY IP Datasheet ( PDF ) Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4x multiPHY Release Notes ( TXT ) |
| Download: | LPDDR4X-m-PHY_TSMC_12FFC |
| Product Code: | C409-0 |
| Description: | LPDDR4X multiPHY - TSMC16FFC18 |
| Name: | dwc_lpddr4x_multiphy_tsmc16ffc18 |
| Version: | 2.20a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF ) DesignWare Cores DDRn PHY ZEBU Emulation Compilation Application Note ( PDF ) DesignWare Cores LPDDR4x multiPHY DDR4 and LPDDR4 Configuration Application Note ( PDF ) DesignWare Cores LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4x multiPHY Databook ( PDF ) DesignWare Cores LPDDR4x multiPHY PUB Databook, 2.41a ( PDF ) Datasheets DesignWare DDR Complete Solution Datasheet ( PDF ) DesignWare Enhanced Universal DDR Memory and Protocol Controller IP Datasheet ( PDF ) DesignWare LPDDR4 multiPHY IP Datasheet ( PDF ) Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4x multiPHY Release Notes ( TXT ) |
| Download: | LPDDR4-m-PHY_TSMC_16FFC |
| Product Code: | C291-0 |
| Description: | LPDDR4X multiPHY - TSMC16FFC18 for Automotive |
| Name: | dwc_ap_lpddr4x_multiphy_tsmc16ffc18 |
| Version: | 2.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF ) DesignWare Cores DDRn PHY ZEBU Emulation Compilation Application Note ( PDF ) DesignWare Cores LPDDR4x multiPHY Interconnect Signal and Power Integrity Guidelines ( PDF ) DesignWare Cores LPDDR4x multiPHY Training Engine Command and Address Mapping … ( PDF ) DesignWare Cores LPDDR4x multiPHY coreKit User Guide ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Databooks DesignWare Cores LPDDR4x multiPHY Databook ( PDF ) DesignWare Cores LPDDR4x multiPHY PUB Databook, 2.41a ( PDF ) Implementation Guide DesignWare Cores LPDDR4x multiPHY Implementation Guide ( PDF ) Release Notes DesignWare Cores LPDDR4x multiPHY Release Notes ( TXT ) |
| Download: | AP-LPDDR4X-m-PHY_TSMC_16FFC |
| Product Code: | D840-0 |
| Description: | LPDDR4X multiPHY Plus - GF 12LP18 |
| Name: | dwc_lpddr4xp_multiphy_gf12lp18 |
| Version: | 2.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Application Notes DesignWare Cores DDRn PHY Diagnostics Firmware Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware ATE Application Note ( PDF ) DesignWare Cores DDRn PHY Firmware Training Application Note ( PDF ) DesignWare Cores DDRn PHY PHYInit Software Overview Application Note ( PDF ) DesignWare Cores Power Integrity and Supply Impedance Determination for DDR … ( PDF ) Release Notes DesignWare Cores LPDDR4x multiPHY Release Notes ( TXT ) |
| Download: | LPDDR4XP-m-PHY_GF_12LP |
| Product Code: | E375-0 |