- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Integrations
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Software Integrity
Integrations
< Solutions
< Solutions
< Solutions
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Software Integrity
Partners
< Software Integrity
Blog
< main menu
Software Integrity
Software Integrity
+
Tools & Services
Integrations
+
Solutions
+
Training
Customers
+
Resources
Partners
Blog
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
ARC IoT Communications IP Subsystem
The DesignWare® ARC® IoT Communications Subsystem is an efficient NB-IoT modem solution that incorporates an ultra-low power ARC EM11D Processor, hardware accelerators, integrated peripherals and NB-IoT application software to provide a complete software-defined modem that quickly adapts to continuously evolving standards.
Key Hardware Features
- Configurable ARC EM11D Processor
- ARC Processor EXtension (APEX) accelerators for Viterbi and Trigonometry
- Generic digital front-end interface (RF Transceiver via partner)
- AHB infrastructure and peripherals
- Power management
Key Software Features
- Software library supporting base NB-IoT functions such as interpolation, FFTs, and modulation
- Application examples highlighting typical OFDM processing use cases
- Low level drivers for DFE, Host IF, USIM, and UART
- Optional: Full Rel13/14 stack including PHY/L2/L3 layers
The IoT Communications Subsystem is supported by the ARC MetaWare Development Toolkit, which includes a rich library of DSP functions, allowing software engineers to rapidly implement algorithms from standard DSP building blocks.
ARC IoT Communications IP Subsystem Block Diagram
DesignWare ARC IoT Communications IP Subsystem
Highlights
Products
Downloads and Documentation
- Integrated, pre-verified hardware and software IP subsystem
- ARC EM11D processor with DSP extensions delivers extremely low gate count and highly efficient processing performance
- Hardware accelerators for key communications functions such as Viterbi decoding dramatically reduce cycle counts and energy consumption
- Integrated peripherals provide a wide range of SoC connectivity options for SoC/MCUs
- Digital Front End (DFE) tailored to efficiently connect to multiple partner RF transceivers
- Communications library and optional software stacks provide NB-IoT application layers
| Description: | NB-IoT communications subsystem based on ARC EM11D |
| Name: | dwc_arc_iot_comms_subystem |
| Version: | 1.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databook DWC ARC IoT Communication Subsystem Databook ( PDF ) Datasheet DesignWare ARC IoT Communications IP Subsystem ( PDF ) Implementation Guide DWC ARC IoT Communication Subsystem Implementation and Integration Guide ( PDF ) Installation Guide DWC ARC IoT Communication Subsystem Installation Guide ( PDF ) Programming Guide DWC ARC IoT Communication Subsystem Software Manual ( PDF ) Release Notes DWC ARC IoT Communication Subsystem Release Notes ( PDF ) |
| Download: | arc_iot_comms_subsystem |
| Product Code: | F340-0 |