- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
Software Security
+ Software Security Services Managed Services + Program Development & Design + Training Support< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
DesignWare IP Solutions for AMBA - AXI DMA Controller
The DesignWare AXI DMA controller is a highly optimized centralized AXI DMA IP component offering configuration of up to 8 channels for a range of applications.
A flexible, Multi-Interface, Centralized AXI DMA Controller (View Product Details for DW_axi_dmac)
- Independent core, slave interface and master interface clocks
- Shutting down the slave interface clock
- Individually shutting down the master interface clocks when no peripheral is active
- Configurable for up to 8 channels, one per source and destination pair
- Data transfers in one direction only (each channel is unidirectional)
- Support for up to 2 AXI master interfaces
- Two master interfaces for multilayer support
- Multiple AXI masters increase bus performance by allowing direct connection of peripherals on different AXI interconnects
- Support for different ACLK on different AMBA layers
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral DMA transfers
- AMBA 3 AXI/AMBA 4 AXI-compliant master interface
- AHB/AXI4-Lite/APB3 slave interface for programming the DMA controller
- Configurable AXI master data bus width up to 512 bits
- Endian mode can be selected statically or dynamically for AXI master interfaces
- Independent control for endian scheme of linked list access on master interfaces
- Optional identification register
- Channel locking functionality Supports locking of the internal channel arbitration for the master bus interface at different transfer hierarchy
- DMAC status indication outputs idle/busy indication
VC Verification IP for ARM AMBA 4 AXI
Synopsys VC VIP for AMBA is based on its 100% native SystemVerilog UVM VIP architecture to enable best ease-of use, performance, and configurability, it includes verification plans, built-in coverage and supports Verdi Protocol Analyzer a protocol-aware debug environment with advanced features for debug and analysis.
Synopsys VC Verification IP (VIP) for ARM® AMBA® AXI™ provides complete protocol support for AXI3™, AXI4™, AXI4-Lite™, AXI4-Stream™, ACE™, ACE-Lite™, AHB™ and APB™ interfaces. With a comprehensive set of protocol, methodology, verification and productivity features, users are able to achieve rapid verification convergence on their AMBA-based designs.
- Complete protocol support for AXI3, AXI4, AXI4-Lite, AXI4-Stream, ACE, ACE-Lite, AHB and APB
- Configurable interconnect model for AXI, ACE and AHB
- Port level protocol checks for all interfaces
- System-level checks for protocol, data integrity and cache coherence
- Backdoor access to ACE master cache
- Debug port for transaction tracking on waveforms
- Ability to control delays for valid and ready signals with respect to reference events
- Ability to control signal values during idle periods
Products
Downloads and Documentation
| Description: | AMBA 3 AXI DMA Controller |
| Name: | DW_axi_dmac |
| Version: | 1.01a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Library IP |
| Documentation: |
Hide Documents... Databooks  DesignWare DW_axi_dmac Databook DesignWare DW_axi_dmac Databook (with change bars)Doc Overview Guide to Documentation for DesignWare Synthesizable Components for AMBA 2 and AMBA …Installation Guide DesignWare Synthesizable Components for AMBA 2/AMBA 3 AXI Installation GuideRelease Notes DesignWare Synthesizable Components for AMBA 2/AMBA 3 AXI Release Notes |
| Toolsets: | Qualified Toolsets |
| Download: | AXI |
| Product Code: | A415-0 |