Synopsys DesignWare 4G DigRF Controller and PHY IP Solution

China 简体中文 Japan 日本语 United States English
International Office Locations

By Design Phase


System-Level Design Signal processing algorithm design, high-level synthesis, virtual prototyping, mechatronics and wiring harness		Manufacturing Mask synthesis and data prep, lithography simulation and verification and yield management

Verification High-performance system, RTL, equivalence checking, and mixed-signal verification solutions		TCAD Process and device simulation solutions for technology development and manufacturing

Implementation & Sign-Off Advanced digital and custom IC and FPGA design solutions, including synthesis, physical implementation, test and sign-off		All Tools Directory of all Synopsys tools

Reduce Risk with High Quality IP


Interface IP Standard interfaces for SoC designs such as USB, PCIe, DDR, SATA, HDMI, MIPI and more		Logic Libraries SiWare Logic and ASAP Logic standard cell libraries for a wide array of applications and process technologies

Analog IP Analog IP such as audio codecs, data converters, touch screen controllers, video analog front-end, clock sources and sensors		Configurable Cores ARC cores, ARC Sound family, ARC Video family, configurable extensions and Sonic Focus enrichment software

Embedded Memories Embedded memory solutions including embedded SRAMs, embedded non-volatile memory and embedded test and repair		SoC Infrastructure IP DesignWare Library, minPower Components, verification IP, Integra on-chip communications, Integra memory controllers

Accelerate time from idea to implementation ready RTL


Algorithm Design & Analysis High performance, model-based signal processing algorithm design, and high level synthesis technology		Virtual Prototyping Software models of complete systems enabling early and concurrent development of hardware and software

Architecture Development Efficient exploration and optimization of system-level performance for SoC interconnect and memory subsystem architectures		FPGA-Based Prototyping Modular, high performance hardware solutions enabling at-speed hardware/software development, validation and debug

Processor Development Unified development of application-specific processors, programmable accelerators and software tool chain		Saber Behavioral design, modeling, and simulation for power electronics, multi-domain systems, and wire harnesses

Helping You Address Your Toughest Design Challenges


Tool and Methodology Adoption Take full advantage of the latest features and methodologies available in Synopsys' tools		Design Implementation Leverage tapeout-proven flows and project experience to get your chip done

SoC Design & Verification Achieve rapid design closure by applying best practices in system-level design, RTL creation, FPGA-based prototyping, and functional verification		Low Power Optimization Implement low power implementation and verification techniques to optimize your chip's power consumption

Design Flow Deployment Optimize your design flow to address the latest design challenges		Predictable Silicon Sign-Off Improve ASIC handoff with early optimization for physical effects

Solutions for Semiconductor and System Design


Eclypse Low Power Solution The perfect alignment of technology, methodology, IP, services, and industry standards to address advanced low power design		Discovery Verification Platform An integrated portfolio of functional, AMS, formal and low-power verification tools

Galaxy Implementation Platform A comprehensive solution for cell-based and custom IC implementation		Synplicity FPGA Design Solution Comprehensive toolsets, methodologies, and services to address FPGA design requirements

Industry Solutions Tailored solutions for automotive, memory, mil/aero, mobile devices & end-product categories		Lynx Design System A highly integrated, production-ready IC development platform

Expert Training and Support Services


Training Training courses on Synopsys� tools and methodologies		Global Support Centers Open a support issue online

SolvNet Get instant online access to the self-help support resources you need		Licensing, Installation & Compute Platforms The latest information about how to install, upgrade and manage your Synopsys licenses

Explore, Interact and Collaborate


Synopsys Users Group (SNUG) Technology users and product experts exchange ideas at SNUG conferences		University Program Resources for teaching IC design: how to apply to our program, curriculum, articles, support and training, and much more

Partners Collaborating to provide advanced reference flows, design kits, libraries, IP and methodology		Interoperability EDA tools working together for customer satisfaction and success

Blogs & Forums Insights from the experts, open forums for global Synopsys community		Conversation Central Join us the third Thursday of each month to join the conversation!

Synopsys: Innovation and Beyond


About Synopsys Discover our company, our management team and our values		Synopsys Careers Learn about jobs, internships and our commitment to diversity

News Room Read Synopsys news, contact the PR team, download an image, or gather other information		Events Meet with Synopsys at an industry event, participate at a SNUG® conference , or attend a Synopsys workshop or seminar

Investor Relations Browse information for shareholders, analysts and potential investors		Community Involvement Learn how Synopsys inspires the next generation of technologists

HOME

INTERFACE AND STANDARDS IP

MIPI

SYNOPSYS DESIGNWARE 4G DIGRF CONTROLLER AND PHY IP SOLUTION

Synopsys DesignWare 4G DigRF Controller and PHY IP Solution

Search Tools

Analog IP Selector

The Mobile Industry Processor Interface (MIPI�) Alliance is an organization of leading companies in the mobile industry defining and promoting open interface specifications for mobile terminals in order to address the design challenges of next-generation mobile phones.

The MIPI DigRF interface is a high speed, serial, digital chip to chip interface and communication protocol between Baseband processor ICs and RF IC enabling increased reliability, lower power, lower pin count and increased interoperability.

The v4 specification of the MIPI DigRF interface is based on a scalable architecture providing significantly higher bandwidth than the v3 version and relies on the MIPI M-PHY as a physical layer. It is intended to be used in mobile terminals that support high bandwidth mobile broadband technologies such as LTE and Mobile WiMax.

The DesignWare DigRF v4 Master Controller core implements all the functionalities defined for the protocol layer of the DigRF v4 interface. It is fully configurable to enable support for up to 4 Rx Channels and 4Tx Channels and can be used for basic handset configurations as well as with local and remote diversity.

DesignWare 4G DigRF Master Controller Datasheet

Highlights

Configurable Master Controller for MIPI DigRF v4 interface
Compliant with MIPI Alliance Specification for DigRFSM v4 1.00.00 R0.03
Frame construction, serialization and scheduling in the Transmit channel
Header decoding and payload processing in the receive channel.
PHY interface compliant with MIPI M-PHY Signaling Interface
Standard AMBA APB interface for configuration, control and status
Configurable number of Rx and Tx Lanes
Configurable buffering FIFO size
Configurable I/Q sample format
Supports Low Speed (LS), High Speed 1x Primary (HS1P) and High Speed 1x Secondary (HS1S) modes;
Supports Automatic Repeat reQuest (ARQ) management;
Support up to 8 sources for Time Accurate Strobe (TAS) messages
Supports HS-Burst Dithering
Supports randomized IDLE symbols
Support for multiple test modes