Verilog and VHDL are commonly used to model digital designs. Designers use RTLconstructs to describe hardware behaviors. However, certain RTL simulation semantics are insufficient to accurately model hardware behavior. Therefore, simulation results are either too optimistic or pessimistic as compared to actual hardware behavior.
Please complete the following form then click 'continue >>' to complete the download. Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.