Verification Datasheet Download

VCS Xprop

Verilog and VHDL are commonly used to model digital designs. Designers use RTLconstructs to describe hardware behaviors. However, certain RTL simulation semantics are insufficient to accurately model hardware behavior. Therefore, simulation results are either too optimistic or pessimistic as compared to actual hardware behavior.

Please complete the following form then click 'continue >>' to complete the download.   Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Job Title:Required
Company:Required
Country:Required
Address:Required
City:Required
State/Province:
Optional
Postal/Zip Code:Required