Verification White Paper Download

A UFS Verification Closure Flow Using the Synopsys Verification Continuum Platform

It's a longstanding cliche, but it is true that “there is no silver bullet for functional verification.” No single tool or methodology can find and shoot down all the bugs in a large, complex semiconductor design. Simulation is well understood but can be slow for today's large SoCs. Emulation hardware is fast, but expensive enough that it is usually shared across a verification team. Formal techniques are potentially exhaustive, but often limited in capacity. System-on-chip (SoC) designs add multiple layers of software to the traditional hardware verification challenges. The industry uses more than a dozen languages and formats for verification: SystemVerilog, VHDL, C/C++/SystemC, Property Specification Language (PSL), the Open Verification Library (OVL), Unified Power Format (UPF), Tcl, PERL, JAVA and more. The Universal Verification Methodology (UVM) covers simulation testbenches very well but does not address all tools and techniques.

Please complete the following form then click 'continue >>' to complete the download.   Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Job Title:Required
Postal/Zip Code:Required