Go Back

Prototyping White Paper Download

Optimizing DDR Memory Subsystem Efficiency
Part 2 - A Mobile Application Processor Case Study

This whitepaper applies virtual prototyping tools and best practice techniques to optimize the DDR memory subsystem configuration for a specific SoC application. Starting from a hypothetical Mobile Application Processor design, we will illustrate step-by step how to optimize:

  • Address mapping,
  • Clock frequency, and
  • Quality of Service (QoS)


Please complete the following form then click 'continue >>' to complete the download.   Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Company:Required
Country/Region:Required
Address:Required
City:Required
State/Province:
Optional

Which best describes your design's end application area? Required


 

Related Items