ASPLOS 2019

ASPLOS is the premier forum for multidisciplinary systems research spanning computer architecture and hardware, programming languages and compilers, operating systems and networking.

This presentation proposes a novel approach for joint optimization of algorithms/compilers and hardware architecture. The top-down/integrated approach that leverages the latest machine learning framework/compilers, combined with the underlying hardware architecture design could be one of the most promising directions to boost the productivity/quality-of-result for AI chip designs. In addition, this presentation provides an overview of Platform Architect, an architecture design tool for specification and simulation using application workloads, hardware architecture model and system level power models.

Please complete the following form then click 'continue >>' to complete the download. Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Fields
Business Email:
First Name:
Last Name:
Phone:
Company:
Country/Region:
Address:
City:
State/Province: Province: State: