Synopsys Formality White Papers

I authorize Synopsys and its distributors to contact me by email and telephone to provide information about its products and services. I understand that I can change my preference at any time by clicking "Unsubscribe" or by accessing Synopsys' Subscriptions Center, and that my personal data will be handled subject to the Synopsys Privacy Policy.

Required Fields
Business Email:
First Name:
Last Name:
Phone:
Job Title:
Company:
Division:
Country/Region:
Address:
City:
State/Province: Province: State:
Postal/Zip Code:

1.	What is your current interest in Equivalence Checking?
	Current technology user Investigating for future use Just curious
2.	What is the most important aspect of an equivalence checking tool? (Check all that apply)
	Verification run time Capacity Ease of setup to ensure first-pass results Debug of real design differences Language compliance with synthesis tools Advanced arithmetic verification Retiming verification Verification of ECOs Other, please specify:
3.	Which RTL language will most likely be used on your next design?
	VHDL Verilog SystemVerilog
4.	How would you best describe your role?
	Verification Engineer Verification Engineering Manager/Lead CAD Engineer CAD Engineering Manager/Lead Design Engineer Design Engineering Manager/Lead Corporate Management (VP, President, CTO, CEO, COO) Marketing/Sales/Business Development Other
5.	Do you want to be contacted to learn more about Formality?
	Yes No

Synopsys Formality White Papers

Techniques for Achieving Higher Completion in Formality

Related Items

Legal

Follow