Synopsys test suites are inclusive of Synopsys VC Verification IP, architected in 100% SystemVerilog UVM to provide best ease of use in UVM environments. VC VIP includes many features to increase verification productivity, reduce time to coverage and increase confidence in protocol compliance. VC VIP includes configuration-aware verification plans, built-in functional coverage, error injection, comprehensive error checking, and support for Verdi Protocol Analyzer, a stand-alone protocol aware debug environment.
Please complete the following form then click 'continue >>' to complete the download. Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.