CDC issues have become a leading cause of design errors. Such errors can add significant time and expense to the design-and-debug cycle, and may even find their way into silicon, necessitating costly respins. Besides the traditional CDC issues, Reset Domain Crossing (RDC) issues can also cause metastability in signals. Use of asynchronous resets is becoming more prevalent because of the wider use of multiphase power-up/boot sequences, etc. As a consequence, RDC issues are causing more and more design errors. For both of these types of issues, SpyGlass provides a high-powered, comprehensive solution.
Please complete the following form then click 'continue >>' to complete the download. Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.