White Paper Download

Lower Process Nodes Drive Timing Signoff Software Evolution

A dramatic rise in design complexity has led to a slew of new signoff challenges that impact the ability to predictably meet PPA targets. Smaller technology nodes and larger design sizes have caused the number of corners and modes to grow exponentially leading to much longer turnaround times for timing signoff. Moreover, larger design sizes demand huge compute resources for timing signoff.

In this whitepaper, we will describe major advances in timing signoff technologies that address the new challenges. We will cover new techniques to optimize timing accuracy and alleviate performance and capacity bottlenecks to significantly improve productivity of timing signoff, including ECO.

To download this paper, please complete the form below and click the "continue >>" button.

Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Job Title:Required
Company:Required
Division:Optional
Country:Required
Address:Required
City:Required
State/Province:
Optional
Postal/Zip Code:Required