Elite SNUG Reference

** Require Synopsys Secure Sign In (SolvNet) to access the SNUG proceedings.

Digital Implementation and Verification

• (Imp-01) P-2019.03 Design Compiler® NXT
  Synopsys
  Presentation   Session Recording
  

• (Imp-02) 7NM POWER OPTIMIZATION FLOW IN IC COMPILER II
  Juniper Networks
  Presentation   

• (Imp-03) ICC2-RedHawk-SC Fusion Flow Based IR-aware Placement
  NVIDIA
  Presentation   Session Recording

• (Imp-04) Leveraging Test Fusion for Optimal PPA
  Synopsys
  Presentation   Session Recording
  

• (Imp-05) Machine Learning Accelerated ECO and Latest Advances with PrimeTime ADV PLUS
  Synopsys
  Presentation   Session Recording

• (Imp-06) Best Practices Using Synopsys Fusion Design Platform to Achieve High-performance, Energy Efficient Implementation of the Latest Arm Processors
  Arm/Synopsys
  Presentation   Session Recording

         Synopsys
         Presentation

• (Imp-07) vIn-Design IR Drop Optimization and Auto Fixing Solution
  Synopsys
  Presentation
  

         MediaTek
         Paper   Presentation

• (Imp-08) Using Fusion Compiler to improve QoR/Runtime
  Qualcomm
  Paper   Presentation   Session Recording
  

• (Imp-09) DFT Shifts Left to Accelerate Time to Results!
  Synopsys
  Presentation   Session Recording
  

• (Imp-10) Advanced Analysis/Debugging with StarRC Parasitic Explorer
  Synopsys
  Presentation

Custom Implementation and Analog/Mixed Signal

• (Ams-01) High Speed SerDes – What are the Challenges for Advanced Nodes?
  Synopsys
  Presentation   Session Recording
  

• (Ams-02) Performance Optimization of Transient Noise, Analysis with FineSim SPICE
  Samsung
  Presentation   

• (Ams-03) Electromigration Analysis Flow using Synopsys CustomSim Reliability Analysis for GLOBALFOUNDRIES 22FDX Technology
  GLOBALFOUNDRIES
  Paper   Presentation
  

• (Ams-04) Analog Fault Simulation: A Systematic Approach to Ensuring Functional Safety and Low Defect Rate in Automotive ICs
  Synopsys
  Presentation   Session Recording
  

• (Ams-05) Improving Characterization Turnaround Time: Production Library Characterization in 24hrs
  Intel
  Paper   Presentation

• (Ams-06) Analog Design Closure
  Synopsys
  Presentation   Session Recording
  

• (Ams-07) Arm Physical Design Yield Analysis with HSPICE High Sigma Monte Carlo
  Arm
  Paper   Presentation
  

• (Ams-08) Accurate Variation modelling using Machine Learning
  Qualcomm
  Paper   Presentation
  

• (Ams-09) QoR analysis using aging-enabled Liberty Variation Format (LVF) design flow for Automotive and IoT high reliability applications
  GLOBALFOUNDRIES
  Paper   Presentation