Parametric Checks
Circuit Check scans the netlist for common geometrical and electrical parameter errors:
- MOSFET W, L, drain/source area, perimeter, tox
- User limits can be set for each device model
- Capacitor values
- Simulation temperature
- Silicon Design & Verification
- Silicon IP
- Software Integrity
- About Us
- Silicon Design & Verification Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP Products
- Solutions
- Resources
- Services
- Community
- Software Integrity
- Tools & Services
- Training & Education
- Solutions
- Resources
- Support
- Partners
- About Us
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
3D Image Processing
Simpleware Products
Simpleware for Life Sciences
Simpleware for Materials & Manufacturing
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
Photonic Solutions
PIC Design Suite
< overview
Silicon Design & Verification Products
+
Design
+
System Simulation & Modeling
+
Verification Continuum
+
3D Image Processing
+
Silicon Engineering
+
Optical Solutions
+
Photonic Solutions
< Solutions
< Solutions
< Solutions
< Resources
< Resources
< Resources
< overview
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< Training
< overview
< main menu
< Silicon IP Products
< Silicon IP Products
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Silicon IP Products
< Silicon IP Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< overview
Silicon IP Products
+
Interface IP
+
Memories & Libraries
+
Analog IP
+
Processor Solutions
+
IP Subsystems
+
Security IP
+
Market Segments
+
IP Accelerated
+
SoC Infrastructure IP
< Solutions
< Resources
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< overview
Software Integrity
< Tools & Services
< Tools & Services
Professional Services
Strategy and Planning (BSIMM)
Architecture & Design
DevSecOps Integration
Cloud Security
Industry Solutions
< Tools & Services
Open Source Audits
< overview
< Training & Education
< Training & Education
Product Education
< overview
< Solutions
< Solutions
< Resources
< Resources
< Support
< Support
Contact Support
< Partners
< main menu
Software Integrity
+
Software Integrity
+
Tools & Services
+
Training & Education
+
Solutions
+
Resources
+
Support
+
Partners
< About Us
< About Us
< About Us
< About Us
< About Us
< About Us
CustomSim Circuit Check
CustomSim Circuit Check (CCK) helps users to avoid wasted simulation time by finding design and performance problems automatically, reporting potential problems in a circuit before running simulation. Circuit Check increases verification coverage and discovers potential trouble spots that simulation misses.
Design and Electrical Rule Checks
CCK finds hookup and bias errors before simulation:
- Floating MOSFET gates
- Forward-biased diodes, bulk nodes
- No path to Vdd or GND
- Shorted nodes: PMOS to GND, NMOS to Vdd
During simulation, CCK monitors:
- Min/max voltages between nodes
- Excessive element currents
- Forward-bias conditions
Digital Logic/Memory Diagnostics
CCK prevents time-consuming debug problems:
- Identifies un-initialized latches before transient simulation
- Finds stuck-at nodes
- Reports excessive stack-up of NMOS, PMOS devices
CCK traces logic paths:
- Interactive debug mode
- Finds the source of state changes
Timing Checks
CCK performs static transistor-level timing analysis:
- Computes Elmore delays
- Measures rising paths to Vdd, falling paths to GND
Dynamic timing analysis:
- CCK traces all path delays between source and target nodes
Signal Integrity
CCK static crosstalk analysis:
- Measures delay paths connected to floating parasitic capacitors
- Calculates potential noise glitch
- Identifies fast falling paths and slow rising paths
Low-Power Design and Leakage Detection
Find DC leakage:
- Static check reports any path leaking current between voltage sources
Monitor standby current during simulation:
- Detects potential leakage paths from multiple power supply domains
- Identifies high-Z nodes, tests for leakage to GND/Vdd
