1:1 Deirdre Hanford

We sat down with Deirdre Hanford, Chief Security Officer, Corporate Staff, to learn more about the recent announcement around the DARPA AISS program and Synopsys’ role within it.

Q: Hello Deirdre, thank you for taking the time to talk to us today. The DARPA AISS program was recently in the news announcing Synopsys as the prime contractor. What are you trying to achieve in AISS?

AISS will push the limits of IC design and test automation to make it easier and more efficient to make security a first-class design parameter while also meeting traditional power, area, and speed objectives. The idea is to raise the bar on security and enable designers who may not be security experts to deliver chips that have security baked into the foundation. At the same time, experts should be able to use the system to achieve their objectives more efficiently than they can now. As new IC designs transition from idea to reality, part of the AISS program objectives is to maintain and assure the security of the supply chain involved. A further objective of AISS is to be able to take advantage of the world’s best technologies, regardless of where they exist, and still arrive at products that are trustworthy. 

AISS Tool/IP Workflow

Q: How will you achieve that?

AISS touches many phases and processes in the IC design lifecycle, from creation, intake and integration of IP for specific functions, to tools to integrate and validate a design, and on through to the fab, testing and packaging of finished ICs. At every stage, checks are done to ensure the design is what was specified, vulnerabilities like Trojans and backdoors are not present, and so on. Protections are added so the provenance of the design, and ultimately the IC, can be assured. In some cases, the full functionality is not available until an unlocking key is supplied. This requires extending the capabilities of the design and verification tools, providing workflows that authenticate design inputs and security transformations, and ensuring only the authorized users of those tools have access to them. Three different business units in Synopsys - Design Group, Solutions Group and Verification Group - are cooperating to make this happen, in addition to the six subcontractors in our team. 

Q: Why was Synopsys chosen to deliver AISS?

Synopsys has breadth and depth in microelectronics design and manufacturing.  Our proposal brought forward our industry leading design and verification tools, our design and methodology expertise, and our diverse IP portfolio as key foundations of the program.  The Synopsys proposal built on top of this foundation, addressing the breadth of the AISS requirements with Synopsys’ innovation, and the innovations of our partners.  

Q: Who are your Partners, and why were they chosen?

The Synopsys team includes six partners. Boeing is one of the premier aerospace companies in the world and a key supplier to the US government. They are providing an aerospace-oriented reference design on which we'll be testing the technologies and methods developed in AISS. Arm is a top provider of processor technology used in aerospace and defense embedded systems, and was a natural fit for the program. UltraSoC was chosen for its system level introspection technology which will be key to building chips capable of supervising their own operations to look for signs of impending attacks. This brings us to our academic partners. Florida Institute for Cybersecurity (FICS) Research at University of Florida brings deep expertise in a range of hardware security topics from physical and reverse engineering attacks to threat heuristics, logic locking and design hardening and provenance. Texas A&M will provide logic obfuscation technology and brings with them experts from University of Texas at Dallas and New York University.  University of California at San Diego is providing advanced system interconnect technology and includes contributors from Purdue University. We're extremely happy to be working with such a great group of industrial and academic partners. 

Q: What else is novel about the program?

It almost goes unnoticed in the program, but the entire engineering environment, including EDA tools, IP repositories and security tools, is based in the cloud. The environment incorporates features to enable very fine-grained access controls and identity that provides a lot of the capabilities for proving design inputs provenance and traceability of work products as designs move through the workflow. A cloud management infrastructure ultimately tracks chips from manufacturing to integration in systems throughout their deployment life and finally to end of life. This is a very sophisticated view of the microelectronics lifecycle that goes well beyond usual commercial product flows. All the performers in the program will contribute to the development of this environment and the infrastructure to enable it. 

Q: Any last thoughts?

We are excited to have been selected to be one of the two lead contractors of  the AISS program, and are now working full speed ahead to deliver on this challenging and visionary view of microelectronics. Check back here from time to time to see how we're progressing.