White Papers 

Solving the ASIC Prototype Partition Problem with Synopsys ProtoCompiler
When developing a multi-FPGA prototype of an ASIC or SOC, you have many decisions to make: how to distribute clocks; where to put the daughter boards with real-world interfaces; which modules should be assigned to each FPGA; where and how many cables connect the FPGAs; and how to squeeze all the signals into those cables. All these decisions need to result in the fastest possible prototype that you can build and debug in the allotted time. And every week the RTL changes, and sometimes it seems that every decision you make forces you to revisit all the decisions that came before. There is a better way.
Bob Erickson, ProtoCompiler, Partitioner Architect, Synopsys, Inc.

Busting the 3 Big Common Myths About Physical Prototyping
This white paper discusses several common misperceptions about physical prototyping with FPGAs and their inherit limitations have largely been eliminated by the capacity, automation, and infrastructure of modern commercial FPGA-based prototyping systems.
Troy Scott, Product Marketing Manager, Synopsys, Inc.

Faster Time to First Prototype - A Rapid Bring-Up Methodology for the Synopsys HAPS Developer eXpress System
ASIC and SoC development projects demand prototypes as early as possible for system validation and hardware/software integration. A combination of a Design-for-Prototyping (DFP) methodology and automation tools can help design engineers responsible for emulation and prototyping to accelerate the time to first prototype and then replicate it successfully for distribution to other end-users like firmware/software developers.
Troy Scott, Product Marketing Manager, Synopsys, Inc.

Synopsys’ HAPS System Speeds Proof-of-Concept Prototypes
The purpose of the PoC is to demonstrate that an algorithm, piece of intellectual property (IP), or system produce the correct results according to a target specification. In the Mil-Aero market, developing the PoC can be a critical step in the process of bidding for and winning government contracts. Design teams also use PoCs to demonstrate the viability of their products to potential investors and customers in advance of product availability. The PoC serves as a tangible deliverable and physical proof that a conceptual idea actually works.
Peter Calabrese, Applications Consultant, Synopsys, Inc.

My RTL is an Alien! - Automating ASIC to FPGA-Based Prototype Conversion
FPGA-based prototyping is gaining popularity because it provides an economical way to functionally verify an ASIC design by creating a prototype that runs close to "at speed." FPGA-based prototypes also provide a great platform for early system software development. However, FPGA architectures include resources, building blocks, power circuitry, and clocks that are fundamentally different from those of an ASIC. With over 70% of today's ASICs and systems-on-chips (SoCs) being prototyped in an FPGA, designers are looking for ways to ease the creation of FPGA-based prototypes directly from the ASIC design source files.
Angela Sutton, Staff Product Marketing Manager, Synopsys

10 Ways to Effectively Debug your FPGA Design
Today’s FPGAs implement the equivalent of millions of ASIC gates and continue to grow in size and complexity. With the increasing amount of time designers are spending debugging and diagnosing the design, there is a need both for better ways to find errors early and en masse, and for smarter techniques to isolate errors and apply incremental fixes. The newest generation of the Synplify Premier synthesis tool addresses these needs by supporting early design checks and hierarchical design approaches.
Angela Sutton, Staff Product Marketing Manager, Synopsys

FPGA Design Methods for Fast Turn Around
This white paper takes an in depth look at a variety of techniques to help you speed up your synthesis iterations. Whether the goal is aggressive performance or to get a working initial design or prototype on the board as quickly as possible, this paper provides information on traditional and new techniques that accelerate design and debug iterations.
Angela Sutton, Staff Product Marketing Manager, Synopsys

No Room for Error: Creating Highly Reliable, High-Availability FPGA Designs
Designers of FPGAs for military and aerospace applications need to increase the reliability and availability of their designs. This is particularly true in the case of mission-critical and safety-critical electronic systems. This paper provides brief definitions of key concepts: mission-critical, safety-critical, high-reliability, and high-availability. It then considers the various elements associated with the creation of high-reliability and high-availability FPGA designs including: FPGA design and verification flows, methodologies, processes and standards, architectural and algorithmic exploration, geographically distributed design teams, IP selection and verification, DO-254 compliance and much more.
Angela Sutton, Staff Product Marketing Manager, Synopsys

The Great Divide: Why Next-Generation FPGA Designs will be Hierarchical and Team-Based
Incorporating hierarchical team-based design is now seen as mission-critical to any company involved in the creation of one of today's high-end FPGA designs. This paper discusses the evolution of FPGAs and FPGA design, the concepts of top-down and divide-and-conquer design flows and the considerations and capabilities required to support true hierarchical team-based design along with content management and design reuse considerations.
Angela Sutton, Staff Product Marketing Manager, Synopsys

Fast, Efficient RTL Debug for Programmable Logic Designs
Today’s designers need an FPGA verification tool that allows them to quickly find and correct functional design errors in hardware at system speed. Download this paper to read about how Synopsys' Identify RTL Debugger stands alone as the tool providing the fastest design iterations and the most powerful features available for the debug of programmable logic designs. Download now.

Beyond Physical: Solving High-end FPGA Design Challenges
This paper examines the latest trends, tools and methodologies that you should consider before beginning your next FPGA project. Being aware of the issues and solutions will allow you to take full advantage of the vital resources and benefits offered by FPGAs and to navigate potential hurdles. Click here to register and download.
Angela Sutton, Staff Product Marketing Manager, Synopsys

Methods and Tools for Bring-Up and Debug of an FPGA-Based ASIC Prototype
Software simulation of RTL is no longer capable of providing all of the verification required for today's complex ASIC designs. Modern ASICs are a complex mixture of hardware and software, so it is necessary to verify the design within the context of the complete system, running the full range of software at speeds that approach real-time. Successfully validating an ASIC design on an FPGA-based prototype before committing to silicon is now a key project milestone for most design teams. This paper examines some of the best practices for both successful bring-up and logic debug of ASICs using FPGA-based prototypes.
Troy Scott, Product Marketing Manager, Synopsys, Inc

Can You Have It All? Evaluating FPGA-Based Prototyping Systems
In this paper, Synopsys discusses the attributes necessary for creating a successful FPGA-based prototyping solution. By maximizing the use of an FPGA-based prototyping system, validation efforts can be significantly reduced and early software development enabled - at the same time. Download this paper to read about the one solution that brings together all of the necessary hardware and software components to create a complete flow and provide the necessary levels of productivity for your next design.
Michael Posner, Product Manager FPGA-based prototyping solutions, Synopsys, Inc.

Universal Multi-Resource Bus: The gateway to your prototype
In order to boost the utility of an FPGA-based prototyping platform, certain critical components are required, including a high-performance, low latency communication channel and direct access to all pins, signals, nodes and registers within the FPGA. This paper provides an in-depth look at Synopsys’ new UMRBus (Universal Multi-Resource Bus) interface - the unique communications architecture that provides users of HAPS systems with: a built-in mechanism that allows bi-directional data exchange for more efficient debug; co-simulation for fast system bring-up; accelerated transaction-based verification and a physical connection to virtual prototyping environments through standard SCE-MI interfaces.
Heiko Mauersberger Director Engineering, FPGA-Based Prototyping, Synopsys, Inc.

Understanding the Real Cost of Prototyping Hardware
This white paper provides an in depth look at significant factors to consider when choosing to develop or purchase prototyping hardware. Costs, development time, and effort are considered in detail as well as other factors such as bill-of-materials cost, manufacturing time, and test yield. The paper also provides information on how to request a “Cost Comparison Spreadsheet” which will allow you to explore the various options and make an informed decision for your particular situation.
Synopsys, Inc

NewsArticlesBlogsDatasheetsSuccess StoriesWhite PapersWebinarsVideos