Go Back

Implementation & Signoff Videos

High Speed Ethernet PHY IP Design Methodology Optimization using Custom Compiler

This webinar describes how the Synopsys Mixed-Signal IP team optimized their design methodology in a single custom design platform to meet the circuit design, simulations, layout and physical verification requirements of their DesignWare 56G Ethernet PHY IP.

To view the video, please complete the following form, then click the 'continue >>' button below.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Job Title:Required
Company:Required
Country/Region:Required
Address 1:Required
Address 2:Optional
City:Required
State/Province:
Optional
Postal/Zip Code:Required


Related Items