IC Compiler II Design Planning: 30X faster exploration for superior quality floorplans

This video covers hierarchical design planning in IC Compiler II and how the new data and tool architectures enable unprecedented design capacity and throughput. 


Neeraj Kaul, Group Director R&D, Synopsys