SNUG 2017 Custom Compiler Lunch 'n' Learn Videolog
Cutting FinFET Layout Tasks from Days to Hours
The 2017 SNUG-SV Lunch & Learn presentations focused on how customers are using Custom Compiler to improve design productivity for FinFET.
The pioneering visually-assisted automation of Custom Compiler can cut layout tasks from days to hours. FinFET devices have added significant complexity to the design flow, and many companies are seeking new solutions for custom design.
On March 23, 2017, Synopsys hosted a Custom Compiler Lunch & Learn at SNUG in Santa Clara, CA. At this event, several industry leaders presented their experiences meeting the challenges of FinFET custom design, and discussed how they have deployed Synopsys Custom Compiler to improve their custom design productivity for FinFET.
Director of Marketing, Synopsys
Improving Memory Compiler Development Efficiency using Custom Compiler
Sr. Manager, Embedded Memories Group, STMicroelectronics
Layout Productivity Boost with Custom Compiler
Director, Analog Design & Circuit Technology, MediaTek
Adoption of Custom Compiler Co-Design with IC Compiler II for In-Vehicle Designs
Sr. Manager, Renesas Electronics
IP Development using Custom Compiler: Accelerating FinFET Layout
Group Director, Mixed-signal IP, Synopsys