- Silicon Design & Verification
- Silicon IP
- Software Integrity
- About Us
- Silicon Design & Verification Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP Products
- Solutions
- Resources
- Services
- Community
- Software Integrity
- Tools & Services
- Training & Education
- Solutions
- Resources
- Support
- Partners
- About Us
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
3D Image Processing
Simpleware Products
Simpleware for Life Sciences
Simpleware for Materials & Manufacturing
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
Photonic Solutions
PIC Design Suite
< overview
Silicon Design & Verification Products
+
Design
+
System Simulation & Modeling
+
Verification Continuum
+
3D Image Processing
+
Silicon Engineering
+
Optical Solutions
+
Photonic Solutions
< Solutions
< Solutions
< Solutions
< Solutions
< overview
< Resources
< Resources
< Resources
< overview
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< Training
< overview
< main menu
< Silicon IP Products
< Silicon IP Products
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Silicon IP Products
< Silicon IP Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< overview
Silicon IP Products
+
Interface IP
+
Memories & Libraries
+
Analog IP
+
Processor Solutions
+
IP Subsystems
+
Security IP
+
Market Segments
+
IP Accelerated
+
SoC Infrastructure IP
< Solutions
< Resources
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< overview
Software Integrity
< Tools & Services
< Tools & Services
Professional Services
Strategy and Planning (BSIMM)
Architecture & Design
DevSecOps Integration
Cloud Security
Industry Solutions
< Tools & Services
Open Source Audits
< overview
< Training & Education
< Training & Education
Product Education
< overview
< Solutions
< Solutions
< Resources
< Resources
< Support
< Support
Contact Support
< Partners
< main menu
Software Integrity
+
Software Integrity
+
Tools & Services
+
Training & Education
+
Solutions
+
Resources
+
Support
+
Partners
< About Us
< About Us
< About Us
< About Us
< About Us
< About Us
SNUG 2017 Custom Compiler Lunch Videolog
Cutting FinFET Layout Tasks from Days to Hours
The 2017 SNUG Silicon Valley Lunch & Learn presentations focused on how customers are using Custom Compiler to improve design productivity for FinFET.
The pioneering visually-assisted automation of Custom Compiler can cut layout tasks from days to hours. FinFET devices have added significant complexity to the design flow, and many companies are seeking new solutions for custom design.
On March 23, 2017, Synopsys hosted a Custom Compiler Lunch & Learn at SNUG in Santa Clara, CA. At this event, several industry leaders presented their experiences meeting the challenges of FinFET custom design, and discussed how they have deployed Synopsys Custom Compiler to improve their custom design productivity for FinFET.
Event Emcee
Dave Reed
Director of Marketing, Synopsys
Improving Memory Compiler Development Efficiency using Custom Compiler
Sachin Gulyani
Sr. Manager, Embedded Memories Group, STMicroelectronics
Layout Productivity Boost with Custom Compiler
Jay Yu
Director, Analog Design & Circuit Technology, MediaTek
Adoption of Custom Compiler Co-Design with IC Compiler II for In-Vehicle Designs
Shinichiro Oshige
Sr. Manager, Renesas Electronics
IP Development using Custom Compiler: Accelerating FinFET Layout
Bob Lefferts
Group Director, Mixed-signal IP, Synopsys