- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Solutions
- Customer Success
- Partners
- Resources
- Blog
- Intelligent Risk Management
- AppSec Testing Orchestration
- Vulnerability Correlation & Prioritization
- DevSecOps Integrations
- Manage Business and Software Risk
- Manage software risk at the speed your business demands.
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers & Culture
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
PVT Sensors
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
Intelligent Risk Management
AppSec Testing Orchestration
Vulnerability Correlation & Prioritization
DevSecOps Integrations
< Tools & Services
< Tools & Services
Holistic Program Development
AppSec Program Strategy
Threat & Risk Assessments
Security Training
Open Source Audits
Implementation & Deployment
< Software Integrity
< Solutions
Manage Business and Software Risk
Manage software risk at the speed your business demands.
< Solutions
< Solutions
< Solutions
< Software Integrity
< Customer Success
< Customer Success
< Customer Success
< Software Integrity
< Software Integrity
Partners
< Resources
< Resources
< Software Integrity
< Software Integrity
Blog
< main menu
Software Integrity
Software Integrity
+
Tools & Services
+
Solutions
+
Customer Success
Partners
+
Resources
Blog
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers & Culture
< About Us
Careers & Culture
Careers
< main menu
Synopsys DesignWare SATA Device Controller IP
Synopsys' DesignWare® IP for Serial ATA (SATA) Device Controller is compliant with the SATA v3.3 (backwards compatible to SATA 2.6) and PIPE v4.3 specifications supporting 1.5, 3 and 6Gb/sec operation, ensuring scalability and reuse in current and future system-on-chip (SoC) designs. The DesignWare SATA digital device controller offers an integrated DMA with a well-defined, flexible programming model that minimizes software overhead, ensuring maximum operational performance. Sample device firmware for various applications is available, speeding system integration. The solution has passed the SATA-IO Building Block Interoperability Testing, the golden standard of compliance to the SATA Specification.
The DesignWare SATA device core IP configuration offers one-click integration with the DesignWare SATA PHY IP, removing the effort of integrating the digital and mixed-signal portions of the SATA interface design. Reduced gate count and very low power consumption is achieved by utilizing the set of highly configurable options which enable the core to be optimized based on the exact design requirements. The test environment for the DesignWare SATA digital device controller IP includes a number of the DesignWare Verification IP components offering SATA transactions generation, SATA protocol monitoring and AMBA subsystem transaction generation. Verilog-based tests are provided as examples to accelerate system integration. You can view all Synopsys SATA videos here.
DesignWare IP Prototyping Kits for SATA 6G Host and Device DesignWare SATA Complete Solution Datasheet
|
|
Highlights
Products
Downloads and Documentation
- supports 1.5, 3 & 6 Gbps SATA operations
- Compliant with SATA/eSATA v3.3 and SATA PIPE v4.3 specifications
- Memory data protection and memory address parity protection
- Hardware support for native command queuing (NCQ)
- End-to-end parity data path protection
- End-to-end CRC data (data FISes) protection (in addition to SATA CRC protection)
- Integrated DMA engine with flexible command layer programming model
- Included example command layer firmware
- Optional RX buffer (elasticity buffer) for recovered clock systems
- Optional 8b/10b encoding/decoding
- Optional OOB detection/generation logic
- Data scrambling
- Speed negotiation when TX OOB signaling is enabled
- Full power management features supported
- Supports SATA defined BIST modes
- Native command queuing, streaming, and asynchronous notification
- Configurable AMBA system interface
- Supports disabling of RX and TX clocks during power modes
- Highly configurable PHY interface
- Additional, user defined PHY status and control ports
- SATA-IO Building Block Interoperability Tested
| Description: | SATA Device 3Gb/s AHB Inf |
| Name: | dwc_sata3g_device_ahb |
| Version: | 2.10a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores SATA Device Databook ( PDF ) DesignWare Cores SATA Device Databook with Change Bars ( PDF ) Datasheet DesignWare SATA Complete Solution Datasheet ( PDF ) Installation Guide DesignWare Cores SATA Device Installation Guide ( PDF ) Programming Guide DesignWare Cores SATA Device Programmer's Guide ( PDF ) Release Notes DesignWare Cores SATA Device Release Notes ( PDF ) Success Story MegaChips Meets Aggressive Performance and Time-to-Market Targets for SSD Flash … ( PDF ) User Guide DesignWare Cores SATA Device User Guide ( PDF ) White Paper DesignWare SATA AHCI Host Controller - Understanding Multi-Port Configuration and … ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | SATA-Device |
| Description: | SATA Device 6Gb/s AHB Inf |
| Name: | dwc_sata6g_device_ahb |
| Version: | 2.10a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databooks DesignWare Cores SATA Device Databook ( PDF ) DesignWare Cores SATA Device Databook with Change Bars ( PDF ) Datasheets DesignWare IP Prototyping Kits for SATA 6G Host and Device ( PDF ) DesignWare SATA Complete Solution Datasheet ( PDF ) Installation Guide DesignWare Cores SATA Device Installation Guide ( PDF ) Programming Guide DesignWare Cores SATA Device Programmer's Guide ( PDF ) Release Notes DesignWare Cores SATA Device Release Notes ( PDF ) Success Stories MegaChips Meets Aggressive Performance and Time-to-Market Targets for SSD Flash … ( PDF ) Siglead Achieves First-Pass Silicon Success for SSD Controller IC with Synopsys … ( PDF ) User Guide DesignWare Cores SATA Device User Guide ( PDF ) |
| Toolsets: | Qualified Toolsets |
| Download: | SATA-Device |