- Silicon Design & Verification
- Silicon IP
- Software Integrity
- About Us
- Silicon Design & Verification Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP Products
- Solutions
- Resources
- Services
- Community
- Software Integrity
- Services
- Solutions
- Resources
- Training and Education
- Support
- About Us
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
3D Model Generation
Simpleware Products
Simpleware for Life Sciences
Simpleware for Materials & Manufacturing
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< overview
Silicon Design & Verification Products
+
Design
+
System Simulation & Modeling
+
Verification Continuum
+
3D Model Generation
+
Silicon Engineering
+
Optical Solutions
< Solutions
< Solutions
< Solutions
< Resources
< Resources
< Resources
< overview
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< Training
< overview
< main menu
< Silicon IP Products
< Silicon IP Products
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Silicon IP Products
< Silicon IP Products
Processor Solutions
ARC Processors
Embedded Vision Processors
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< overview
Silicon IP Products
+
Interface IP
+
Memories & Libraries
+
Analog IP
+
Processor Solutions
+
IP Subsystems
+
Security IP
+
Market Segments
+
IP Accelerated
+
SoC Infrastructure IP
< Solutions
< Resources
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< Software Integrity
< Software Integrity
< Services
< Services
Program Development & Design
BSIMM Maturity Model
Maturity Action Plan (MAP)
Policies & Standards
Metrics
Software Security-in-a-Box
< Solutions
< Solutions
< Resources
< Resources
Listen
Podcasts
< Training and Education
Product Education
< Support
< Support
Contact Support
< main menu
< About Us
< About Us
< About Us
< About Us
< About Us
< About Us
DesignWare Enterprise Ethernet PCS IP
The DesignWare Enterprise Ethernet PCS Controller IP (XLGPCS) provides an interface between a Media Access Controller (MAC) and Physical Medium Attachment Sublayer (PMA) through a Media Independent Interface. As the leading supplier of Ethernet IP, Synopsys provides designers with a high-performance, easily-configurable Enterprise Ethernet IP solution. Synopsys’ expertise in developing and supporting Ethernet IP enables us to build a low risk, high-quality Enterprise Ethernet IP solution with optimized configurations and support for a range of different speed combinations.
The DesignWare Enterprise Ethernet PCS Controller IP supports the following link types through the PMA layer:- 10GBASE-R
- 25GBASE-CR
- 25GBASE-CR-S
- 25GBASE-KR
- 25GBASE-KR-S
- 40GBASE-R
- 40GBASE-KR4
- 50GBASE-CR2
- 50GBASE-KR2
- 100GBASE-CR4
- 100GBASE-KR4
DesignWare Enterprise Ethernet PCS Controller IP
Highlights
Products
Downloads and Documentation
- Compliant with IEEE standards including:
- IEEE 802.3-2015 Clause 45, 46, 49, 69, 72, 73, 74, 81, 82, 83, 91, 92, and 93
- IEEE 802.3az-2010
- IEEE 802.3ba-2010
- IEEEP802.3by June 2016 Clause 45, 69, 73, 74, 78, 106, 107, 108, and 109
- AVB and IEEE 1588-2008 with 1-step timestamping
- 25G Consortium specifications for 25G & 50G r1.6 (Oct 15, 2015)
- Configurable for 1G, 2.5G, 5G, 10G, 25G, 40G, 50G and 100G Ethernet applications
- Integration tested with the DesignWare Enterprise Ethernet MAC and Multi-Protocol 25G PHY
- Comprehensive deliverables packaged in an IP-XACT compatible .run file
- Includes Synopsys’s coreConsultant tool for easy configuration
| Description: | Enterprise Ethernet PCS IP |
| Name: | dwc_ether_xlgpcs |
| Version: | 2.00a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: |
Hide Documents... Databook DesignWare Cores Enterprise Ethernet PCS DatabookDatasheet DesignWare Enterprise Ethernet PCS Controller IPInstallation Guide DesignWare Cores Enterprise Ethernet PCS Installation GuideRelease Notes DesignWare Cores Enterprise Ethernet PCS Release NotesUser Manual DesignWare Cores Enterprise Ethernet PCS User GuideWhite Paper Virtualizing Cloud Computing With Optimized IP for NFV SoCs |
| Download: | Ether-PCS-40G-MAC |
| Product Code: | 5528-0 |