- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare Mobile Devices< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
Software Security Professional Services
Embedded Software Testing Insider Threat Detection Red Teaming Secure Coding Guidelines Software Architecture & Design Thick Client Testing< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
Community
Community Overview< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
DesignWare ARC DTS-HD Decoder
The DesignWare® ARC® Audio DTS-HD® decoder (also known as DTS M6) software is an optimized version of the codec for the DesignWare ARC AS211SFX and AS221BD audio processors. The decoder is a single package that is capable of processing all DTS audio formats up to 5.1 channels and supports DTS Digital Surround™, DTS Coreless Lossless (DTS XLL), DTS Express™ and DTS-HD Master Audio™ in the absence of DTS Core formats. The package includes dual decoders, up- and down-mixers, dialog normalization and encoders for digital output via S/PDIF or HDMI links. The optimized version is certified by DTS, and supports a range of applications including digital TVs, set-top boxes, tablets, home theater systems, internet streaming, media players, and A/V receivers.
DesignWare ARC Audio DTS-HD Decoder
Highlights
Products
Downloads and Documentation
- Compatibility with any DTS encoded audio stream (any DTS format, channels limited to 5.1):
- DTS Digital Surround
- DTS Digital Surround Core (up to 5.1 channels / 48 kHz from any DTS-HD Master Audio stream
- DTS Express (up to 5.1 channels)
- DTS HD Master Audio (Coreless) (decodes DTS-HD 5.1 channels up to 96 kHz)
- Sampling frequencies: 44.1, 48, 96* kHz (*for DTS HD MA 96 kHz coreless streams, downsampling to 48 kHz is possible)
- Any DTS stream bitrate (up to 24.5 Mbps)
- Ability to decode one or more audio streams
- Support of mandatory post-processing functions
- Stereo Downmix support
- Metadata support (BD & Broadcast content)
- 5.1 ch 48 kHz DTS Transcoder for DTS Digital output over SPDIF/HDMI/TOSLink
- Scalability onto 1 or 2 ARC cores for optimum MHz/area balance
- Robustness to memory latency: e.g., only 52 MHz processor load at 100 cycles latency for DTS-HD Core 5.1 channels / 48 kHz, at 100 cycles memory latency
| Description: | ARC Sound DTS M6 Decoder software |
| Name: | dwc_ac_dts_m6_decoder_as2xx |
| Version: | 2015.03a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | |
| Download: | arc_dts_M6_decoder_AS2xx |
| Product Code: | 8765-0 |