- Silicon Design & Verification
- Silicon IP
- Software Integrity
- About Us
- Silicon Design & Verification Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP Products
- Solutions
- Resources
- Services
- Community
- Software Integrity
- Services
- Solutions
- Resources
- Training and Education
- Support
- About Us
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< Silicon Design & Verification Products
3D Model Generation
Simpleware Products
Simpleware for Life Sciences
Simpleware for Materials & Manufacturing
< Silicon Design & Verification Products
< Silicon Design & Verification Products
< overview
Silicon Design & Verification Products
+
Design
+
System Simulation & Modeling
+
Verification Continuum
+
3D Model Generation
+
Silicon Engineering
+
Optical Solutions
< Solutions
< Solutions
< Solutions
< Resources
< Resources
< Resources
< overview
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< Training
< overview
< main menu
< Silicon IP Products
< Silicon IP Products
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Silicon IP Products
< Silicon IP Products
Processor Solutions
ARC Processors
Embedded Vision Processors
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< Silicon IP Products
< overview
Silicon IP Products
+
Interface IP
+
Memories & Libraries
+
Analog IP
+
Processor Solutions
+
IP Subsystems
+
Security IP
+
Market Segments
+
IP Accelerated
+
SoC Infrastructure IP
< Solutions
< Resources
< Services
< Services
< Services
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Community
< Community
< Community
< overview
Community
+
Community
+
SNUG
+
Partners
+
EmbARC.org
+
Interoperability
+
Academic Programs
+
Company Blogs
+
BSIMM
< Software Integrity
< Software Integrity
< Services
< Services
Program Development & Design
BSIMM Maturity Model
Maturity Action Plan (MAP)
Policies & Standards
Metrics
Software Security-in-a-Box
< Solutions
< Solutions
< Resources
< Resources
Listen
Podcasts
< Training and Education
Product Education
< Support
< Support
Contact Support
< main menu
< About Us
< About Us
< About Us
< About Us
< About Us
DesignWare ARC DTS-HD Decoder
The DesignWare® ARC® Audio DTS-HD® decoder (also known as DTS M6) software is an optimized version of the codec for the DesignWare ARC AS211SFX and AS221BD audio processors. The decoder is a single package that is capable of processing all DTS audio formats up to 5.1 channels and supports DTS Digital Surround™, DTS Coreless Lossless (DTS XLL), DTS Express™ and DTS-HD Master Audio™ in the absence of DTS Core formats. The package includes dual decoders, up- and down-mixers, dialog normalization and encoders for digital output via S/PDIF or HDMI links. The optimized version is certified by DTS, and supports a range of applications including digital TVs, set-top boxes, tablets, home theater systems, internet streaming, media players, and A/V receivers.
Supported Cores
DesignWare ARC Audio DTS-HD Decoder
Highlights
Products
Downloads and Documentation
- Compatibility with any DTS encoded audio stream (any DTS format, channels limited to 5.1):
- DTS Digital Surround
- DTS Digital Surround Core (up to 5.1 channels / 48 kHz from any DTS-HD Master Audio stream
- DTS Express (up to 5.1 channels)
- DTS HD Master Audio (Coreless) (decodes DTS-HD 5.1 channels up to 96 kHz)
- Sampling frequencies: 44.1, 48, 96* kHz (*for DTS HD MA 96 kHz coreless streams, downsampling to 48 kHz is possible)
- Any DTS stream bitrate (up to 24.5 Mbps)
- Ability to decode one or more audio streams
- Support of mandatory post-processing functions
- Stereo Downmix support
- Metadata support (BD & Broadcast content)
- 5.1 ch 48 kHz DTS Transcoder for DTS Digital output over SPDIF/HDMI/TOSLink
- Scalability onto 1 or 2 ARC cores for optimum MHz/area balance
- Robustness to memory latency: e.g., only 52 MHz processor load at 100 cycles latency for DTS-HD Core 5.1 channels / 48 kHz, at 100 cycles memory latency
| Description: | ARC Sound DTS M6 Decoder software |
| Name: | dwc_ac_dts_m6_decoder_as2xx |
| Version: | 2015.03a |
| STARs: | Open and/or Closed STARs |
| myDesignWare: | Subscribe for Notifications |
| Product Type: | DesignWare Cores |
| Documentation: | |
| Download: | arc_dts_M6_decoder_AS2xx |
| Product Code: | 8765-0 |