- All Products
- Software Integrity
- Semiconductor IP
- Verification
- Design
- Silicon Engineering
- Application Security Services
- Dynamic Analysis (DAST)
- Mobile Application Security
- Penetration Testing
- Managed Static Analysis
- All Services
- Software Security
- Silicon Design
- Community
- Academic Programs
- Electronic Design
- Optical Design
- Static Analysis
- About Us
< All Products
< All Products
< All Products
< All Products
< All Products
< All Products
< overview
All Products
+ Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering + Optical Solutions< Software Integrity
< Software Integrity
Application Security Services
Dynamic Analysis (DAST) Mobile Application Security Penetration Testing Managed Static Analysis< Software Integrity
< Software Integrity
< Software Integrity
Blog
< Software Integrity
Support
< overview
Software Integrity
+ Application Security Products + Application Security Services + Resources + Training & Education Blog Support< Semiconductor IP
< Semiconductor IP
Memories & Libraries
Logic Libraries Memory Compliers Duet Packages HPC Design Kit Embedded Test & Repair Non-Volatile Memory< Semiconductor IP
< Semiconductor IP
Processor Solutions
ARC Processors Embedded Vision Processors Development Tools Operating Systems Ecosystems ASIP Tools< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< Semiconductor IP
< overview
< Verification
< Verification
< Verification
< Design
< Design
< Design
< overview
< Silicon Engineering
< overview
< main menu
< Solutions
< Solutions
Industry Solutions
Automotive Cloud Computing Financial Services Industrial Controls Systems Healthcare Mobile Devices< Solutions
< overview
< All Services
< All Services
< All Services
< overview
< Software Security
Software Security Professional Services
Embedded Software Testing Insider Threat Detection Red Teaming Secure Coding Guidelines Software Architecture & Design Thick Client Testing< Software Security
Managed Services
< Software Security
Program Development & Design
Maturity Model (BSIMM) Maturity Action Plan (MAP) Policies & Standards Security Metrics Software Security-in-a-Box< Software Security
< Software Security
Support
< overview
< Silicon Design
< Silicon Design
< Silicon Design
< Silicon Design
< main menu
< Community
Community
Community Overview< Community
< Community
< Community
Interoperability
ARC Access HAPS Connect HSPICE Integrator In-Sync System-Level Catalyst TAP-in VC Apps Access< Community
< Community
< Community
< overview
Community
+ Community + SNUG + Partners + Interoperability + Academic Programs + Company Blogs + BSIMM< About Us
< About Us
< About Us
< About Us
< About Us
DesignWare ARC Audio Dolby MS11 Decoder
DesignWare® ARC® Audio Dolby® MS11 Multistream decoder software for the DesignWare ARC Sound AS211SFX and AS221BD audio processors enables decoding of audio formats required for worldwide and specific local broadcast standards that include Dolby Digital Plus, Dolby Digital, HE AAC and AAC.
Dolby MS11 supports audio description services delivered in a receiver-mix style, using two simultaneous decoders, which means that broadcasters can transmit a single mix. The DesignWare ARC Audio Dolby MS11 software is configurable as either MS10 or MS11 (which adds multi-channel output and a 5.1 PCM mixer).
DesignWare ARC Audio Dolby MS11 Multistream Decoder
Highlights
- Configurable single / dual decoder (main & associate channel)
- 5.1 channel PCM mixer
- Error concealment
- Inputs
- Dolby Pulse (HE AAC v2, AAC) up to 5.1 channels, 8-96 kHz
- Dolby Digital, Dolby Digital Plus up to 5.1 channels, 32/44/48 kHz
- External PCM: 2.0 channels (configurable)
- Outputs
- Dolby Digital (2.0 – 5.1 channels)
- PCM: 2.0 channels (48 kHz / 16 bits)
- Multichannel PCM: up to 5.1 channels (48 kHz / 16 bits)
- Dolby MS10/MS11 post-processing
- Dynamic Range Control (DRC)
- Dialog normalization
- Two-channel (stereo) down-mixing
- Sample Rate Conversion (SRC)
- Dolby Volume 258 (optional, to be licensed separately)
- Robust to memory latency: 56 MHz processor load at 100 cycles latency