- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
Photonic Solutions
PIC Design Suite
< main menu
< Solutions
< Solutions
< Solutions
Cloud
Synopsys on the Cloud
< Solutions
< main menu
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< main menu
< Services
< Services
< Services
< main menu
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< main menu
< Training
< main menu
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Polaris Platform
Comprehensive application security from developer to deployment
< Software Integrity
< Software Integrity
< Software Integrity
Professional Services
Strategy and programs that address security before, during and after development
< Software Integrity
< Tools
< Tools
< Tools
< Tools
< Software Integrity
< Services
Managed Security Testing
Managed SAST
Dynamic Analysis (DAST)
Penetration Testing
Mobile Application Security Testing
Network Security Testing
< Services
Professional Services
Strategy and Planning (BSIMM)
Architecture & Design
DevSecOps Integration
Cloud Security
Industry Solutions
< Services
Open Source Audits
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Solutions
< Solutions
< Resources
< Resources
< Software Integrity
< Software Integrity
Customers
< Partners
< Partners
Become a partner
< Software Integrity
< Software Integrity
Blog
< main menu
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers
< About Us
Careers
Careers
< main menu
DesignWare ARC Audio Dolby MS11 Decoder
DesignWare® ARC® Audio Dolby® MS11 Multistream decoder software for the DesignWare ARC AS211SFX and AS221BD audio processors enables decoding of audio formats required for worldwide and specific local broadcast standards that include Dolby Digital Plus, Dolby Digital, HE AAC and AAC.
Dolby MS11 supports audio description services delivered in a receiver-mix style, using two simultaneous decoders, which means that broadcasters can transmit a single mix. The DesignWare ARC Audio Dolby MS11 software is configurable as either MS10 or MS11 (which adds multi-channel output and a 5.1 PCM mixer).
Supported Cores
DesignWare ARC Audio Dolby MS11 Multistream Decoder
Highlights
- Configurable single / dual decoder (main & associate channel)
- 5.1 channel PCM mixer
- Error concealment
- Inputs
- Dolby Pulse (HE AAC v2, AAC) up to 5.1 channels, 8-96 kHz
- Dolby Digital, Dolby Digital Plus up to 5.1 channels, 32/44/48 kHz
- External PCM: 2.0 channels (configurable)
- Outputs
- Dolby Digital (2.0 – 5.1 channels)
- PCM: 2.0 channels (48 kHz / 16 bits)
- Multichannel PCM: up to 5.1 channels (48 kHz / 16 bits)
- Dolby MS10/MS11 post-processing
- Dynamic Range Control (DRC)
- Dialog normalization
- Two-channel (stereo) down-mixing
- Sample Rate Conversion (SRC)
- Dolby Volume 258 (optional, to be licensed separately)
- Robust to memory latency: 56 MHz processor load at 100 cycles latency