Reap the rewards and safely migrate to PCIe 5.0 with DesignWare IP. Dozens of early adopters have already done so, with several successful tape-outs and multiple designs in silicon. Visit the Synopsys booth to see the complete DesignWare Controller, PHY, and Verification IP Solution and network with experts. Also see partner demos enabled by Synopsys DesignWare IP for PCIe 5.0. See full event details.
- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Software Integrity
- Tools & Services
- Solutions
- Training
- Customers
- Resources
- Partners
- Blog
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Products
< Silicon Design & Verification
< Solutions
< Solutions
Cloud
Synopsys in the Cloud
< Solutions
< Solutions
Optical Design Solutions
Lighting Simulation Software
Optical Design Software
Automotive Lighting Design Software
< Solutions
< Solutions
Photonic Solutions
RSoft Photonic Device Tools
Photonic System Tools
PIC Design Software
OptoCompiler
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compilers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Software Integrity
< Tools & Services
< Tools & Services
< Tools & Services
< Solutions
< Solutions
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Software Integrity
Customers
< Resources
< Resources
< Software Integrity
< Partners
< Partners
Become a partner
< Software Integrity
< Software Integrity
Blog
< main menu
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers
< About Us
Careers
Careers
< main menu
PCI-SIG Developers Conferences
Israel, Europe, and Asia Pacific Tour
September 9-10, 2019
Tel Aviv, Israel
September 12-13, 2019
Amsterdam, Netherlands
October 23, 2019
Tokyo, Japan
October 28-29
Taipei, Taiwan
Event for PCI-SIG member companies
Synopsys Demos
- End-to-End System with DesignWare IP for PCIe 5.0 at 32GT/s
- Best PPA with DesignWare PHY IP for PCIe 5.0 at 32GT/s
- Verification Closure with PCIe 5.0 IP/VIP & Test Suites
*Israel & Asia Pacific Tour
Partner Demos
See demos enabled by DesignWare IP for PCIe 5.0 in Anritsu, Keysight, Samtec, Teledyne LeCroy booths.
*Israel, Amsterdam, Asia Pacific Tour
Synopsys Presentation
PCIe Architectures for Chip-to-Chip Interconnects
This presentation will help designers answer questions about their need for root, endpoint, or switch ports and provide guidance on addressing schemes, protocol features, and other options to enable various topologies.
Israel: September 10, 2019 @ 1:00 PM
Amsterdam: September 13, 2019 @ 1:00 PM
Asia Pacific Tour: TBD