Reap the rewards and safely migrate to PCIe 5.0 with DesignWare IP. Dozens of early adopters have already done so, with several successful tape-outs and multiple designs in silicon. Visit the Synopsys booth to see the complete DesignWare Controller, PHY, and Verification IP Solution and network with experts. Also stop by Synopsys' and partners' technical presentation sessions.
- Silicon Design & Verification
- Products
- Solutions
- Resources
- Services
- Community
- Training
- Silicon IP
- Products
- Markets
- Newsletter
- Customer Success
- News
- Resources
- Company
- About Us
- Investor Relations
- Community
- Newsroom
- Resources
- Careers
< Silicon Design & Verification
Silicon Design & Verification
< Products
< Products
< Products
< Products
< Products
< Products
< Products
Photonic Solutions
PIC Design Suite
< Silicon Design & Verification
< Solutions
< Solutions
< Solutions
Cloud
Synopsys on the Cloud
< Solutions
< Silicon Design & Verification
< Resources
< Resources
Verification
Articles
Blogs
Datasheets
Events
News
Newsletters
Success Stories
Videos
Webinars
White Papers
< Resources
< Silicon Design & Verification
< Services
< Services
< Services
< Silicon Design & Verification
< Community
Community
Community Overview
< Community
< Community
< Community
< Community
< Silicon Design & Verification
< Training
< Silicon Design & Verification
Training
Training and Education
< main menu
< Silicon IP
Silicon IP
< Products
< Products
Processor Solutions
ARC Processor IP
Embedded Vision Processor IP
Development Tools
Operating Systems
Ecosystem
ASIP Tools
< Products
Memories & Libraries
Logic Libraries
Memory Compliers
Duet Packages
HPC Design Kit
Embedded Test & Repair
Non-Volatile Memory
< Products
< Products
Analog IP
Data Converters
< Products
< Products
< Products
< Silicon IP
< Markets
< Silicon IP
Newsletter
< Silicon IP
Customer Success
< Silicon IP
News
< Resources
< Resources
< main menu
< Software Integrity
Polaris Platform
Comprehensive application security from developer to deployment
< Software Integrity
< Software Integrity
< Software Integrity
Professional Services
Strategy and programs that address security before, during and after development
< Software Integrity
< Tools
< Tools
< Tools
< Tools
< Software Integrity
< Services
Managed Security Testing
Managed SAST
Dynamic Analysis (DAST)
Penetration Testing
Mobile Application Security Testing
Network Security Testing
< Services
Professional Services
Strategy and Planning (BSIMM)
Architecture & Design
DevSecOps Integration
Cloud Security
Industry Solutions
< Services
< Software Integrity
< Training
< Training
Product Education
< Training
Community
< Software Integrity
< Solutions
< Solutions
< Resources
< Resources
< Software Integrity
< Software Integrity
Customers
< Partners
< Partners
Become a partner
< Software Integrity
< Software Integrity
Blog
< main menu
< About Us
Company
< About Us
< About Us
About Us
About Us
< Investor Relations
< About Us
Investor Relations
Investor Relations
< Community
< About Us
Community
Community
< Newsroom
< About Us
Newsroom
Newsroom
< Resources
< About Us
Resources
Resources
< Careers
< About Us
Careers
Careers
< main menu
PCI-SIG Developers Conference
Santa Clara, CA
June 18-19, 2019
Santa Clara Convention Center
Great America Lobby
Santa Clara, CA
Event for PCI-SIG member companies
DesignWare IP Demos
End-to-End System with DesignWare IP for PCIe 5.0 at 32GT/s
Accelerate Verification Closure with PCIe 5.0 IP/VIP & Test Suites
Best PPA with DesignWare PHY IP for PCIe 5.0 at 32GT/s
PCIe 5.0 interop success with DesignWare IP and Intel Test Chip
Win a Prize!
See three out of four demos at the Synopsys booth to enter to win a grand prize
See additional DesignWare IP for PCIe 5.0 demos with partners: Anritsu, Keysight, Samtec, Teledyne LeCroy, Tektronix
Synopsys Presentation
Comparing PCIe Solutions for Emulation and Simulation
This session will present the conceptual and implementation details of different PCIe emulation solutions and compare them with each other, with the traditional PCIe Simulation Verification (VIPs) and Design IP solutions.
Tuesday, June 18, 2019 @ 3:30 PM
Synopsys Presentation
PCIe Architectures for Chip-to-Chip Interconnects
This presentation will help designers answer questions about their need for root, endpoint, or switch ports and provide guidance on addressing schemes, protocol features, and other options to enable various topologies.
Wednesday, June 19, 2018 @ 10:30 AM
Keysight Presentation
Accurate End-to-End PCIe 5.0 System Modeling
This paper will explain how to design a PCIe 5.0 system that has predictable performance, is optimized for cost, and offers shorter design and verification cycle times. The paper will also demonstrate system correlation and measurement for validating this proposed PCIe 5.0 system solution.
Tuesday, June 18, 2019 @ 9:30 AM
Samtec Presentation
32GT/s Test Platform for AI and ML Implementations
This presentation introduces a AI interconnect test platform for silicon I/O stress testing, and traces through the 32GT/s SI optimization process. The optimization is reviewed for a cabled interconnect including sidebands plus 1 and 2 connector PCB topologies. Channel simulations and measurements are included.
Wednesday, June 19, 2019 @ 11:30 AM