About 224G Ethernet PHY IP

The Synopsys 224G Ethernet PHY IP meets the growing high bandwidth and low latency needs of high-performance data center applications. Using leading-edge design, analysis, simulation, and measurement techniques, the Synopsys 224G Ethernet PHY delivers exceptional signal integrity and jitter performance that exceeds the IEEE 802.3 and OIF standards electrical specifications. The area efficient PHY provides additional margin for channel loss and demonstrates zero post-FEC BER.

The PHY supports the Pulse-Amplitude Modulation 4-Level (PAM-4) and Non-Return-to-Zero (NRZ) signaling to deliver up to 1.6T Ethernet. The configurable transmitter and advanced DSP-based receiver with analog-to-digital converter (ADC) enable designers to control and optimize signal integrity and performance. The CCA algorithm provides a robust performance across voltage and temperature variations. The low jitter PLLs and multi-loop clock and data recovery circuits provide robust timing recovery and better jitter performance, while the embedded bit error rate (BER) tester and internal eye monitor provide on-chip testability and visibility into channel performance.

Key Benefits


Silicon-Proven IP with wide ecosystem interoperability


Protocol compliance to evolving industry standards

complete solution

Complete solution with MAC+PCS+PHY


  • Supports full-duplex 1.25 to 224Gbps data rates

  • Enables 200G, 400G, 800G, and 1.6T Ethernet

  • Ethernet interconnects for wired network infrastructure

  • Supports IEEE 802.3 and OIF-224G standards electrical specifications 

  • Meets the performance requirements of chip-to-chip, chip-to-module, and long reach copper/ backplane interconnects

  • DAC-based PAM-4 transmitter includes feed-forward equalization (FFE)

  • Digital-based receiver consists of analog front-end (AFE), ADC, and advanced digital signal processor (DSP)

  • High-performance receiver equalization supports channel loss of 45dB 

  • Continuous calibration and adaptation (CCA) provides robust performance across voltage, and temperature

  • Low jitter phase-locked loops (PLLs) provide robust timing recovery and better jitter performance


Related Products and Solutions

Discover how our related products and solutions can take your chip designs to the next level. Our selection includes High-Speed Ethernet IP solutions, carefully curated to complement 224G Ethernet PHY IP and provide you with the advanced tools and resources you need to achieve your design goals.

224G Ethernet PHY IP

1.6T Ethernet MAC IP

1.6T Ethernet PCS IP

112G Ethernet PHY IP

Multi-Protocol 112G PHY IP

100G-800G Ethernet MAC IP

800G Ethernet PCS IP


HPC Data Center Solution

Deliver advanced HPC and Data Center SoCs for server, networking, storage, visual computing, edge infrastructure, and AI with the broadest portfolio of high-performance, low-latency & power-efficient IP for the most advanced process nodes.

News and Blogs

Support and Training


Explore the Synopsys Support Community! Login is required.

Product Documentation

Access to Datasheets and Tech Documentation.