## Saber Electrical System Designer

Design and verify electrical systems, quickly and reliably

**SYNOPSYS**<sup>®</sup>

## Overview

The complexity of the electrical system in today's cars and commercial vehicles has increased tremendously over the last few decades. The expansion of infotainment and the addition of numerous safety systems has multiplied the number of wires and so is the case with aerospace and industrial applications. The move to hybrid and electric motors introduced high voltage to a low voltage environment. To add to this, the ongoing development of vehicle platforms is shared and designed by teams across the world. These factors result in huge and complex designs that need to be designed efficiently and verified quickly and reliably. Design teams working on these platforms are under constant pressure to reduce the cost of the design and improve the design process. These challenges are universal for the development of all electrical systems.

SaberES Designer<sup>™</sup> enables design teams to address these challenges by providing an integrated process for electrical system design from concept to manufacturing. SaberES Designer minimizes data entry, manages complex, system-wide design variants, enables concurrent engineering, maintains data integrity, and allows efficient exchange with 3D CAD systems.

# SaberES Designer is the Only Completely Unified Tool for Electric System Design and Verification

- · Intuitive tool for developing functional and physical electrical system designs
- · Integrated data flow for electrical system design from concept to manufacturing
- Single database ensures correct by construction and eliminates data
   translation errors
- Built-in and extensible design verification



#### Top-Down "connected" Design Flow



Figure 1: SaberES Designer design flow

To handle the increasing complexity of the designs, SaberES Designer uses a design flow that allows the user to compile the complex design step by step. The SaberES Designer design flow ensures one-time entry for all items in the design. Each part added into the flow gets selected from company databases and libraries. The flow is modular and structured in a way that can be adjusted to fit the company's needs. The typical process starts with a logical design that represents a subsystem or function.

The symbols are selected from the company library and the other parts needed are selected from the company database. When starting a new platform design, the desired subsystems or functions are selected and combined into a full logical design of the entire system where all functions and options are defined.

This logical design is used to start the physical design, where the physical attributes are selected from the company database. Signals turn into wires, where the physical attributes will be selected form the database. Decisions have to be made on how to connect a logical node, such as can a multi-crimp be used, or will splices or splice connectors be used. Some wires, like CAN-busses, will be assigned to a twist or multi-core cable. This is done by selecting a cable from the database and assigning the wires to the available slots.





Figure 2a: Functional design



Part of the design process of the physical design is to divide the design up into geographical areas using inline connectors. This process can be done manually or by using a Harness Architecture design to automate that part of the flow.



Figure 3: Harness architecture design and design synthesis

#### Harness Architecture:

- · Reduces the manual entry of data, which reduce the chance of introducing errors into the system
- · Adds automation to the creation of Wiring Designs, reducing the time engineers spend creating schematics
- · Helps take a vehicle's entire electric system and break them into manageable geometric zones
  - Allows the definition of how the geometric zones are connected early in the design process before physical wires are designed
  - Provides a clear visual indication of an entire vehicle's electric system and where harnesses are installed within a vehicle. This provides an excellent set of graphics for design reviews
- · Facilitates the standardization of connectors across vehicles using libraries of connectors and libraries of topologies
- Enables design constraints on connectors, such as wire diameters and signals that can/cannot be placed next to each other in connectors
- Ensures the consistency of data between System Designs, Harness Architecture Designs, and Wiring Designs by using a single database with an update tool that automatically updates all designs when data is changed

#### Variant Handling and Filtering

An important part of designing and maintaining a big and complex design is managing the design variations. While the wiring design will hold all possible options for all possible vehicles, the designer still needs to design a wiring harness for an individual order.

In the physical design, all items will be assigned a harness group, which corresponds to a geographical area, and design options. With the use of these attributes, design filters can be created for the wiring harness designs. The filters also can be reused to create exports and simulate the design.

- Generate 150% wiring designs for electrical systems with different variations
- Assign feature options to components and wires in wiring designs
- Use Assembly Library to graphically select feature options and generate variant-dependent buildable harnesses



Figure 4: Assembly library

When the buildable harness is defined, the next step is to design the layout of the wiring harness. This can be done manually or by importing from a 3D MCAD tool. From the company library additional parts, such as back shells and protective hosing, are placed.

- Easily export wiring design data to 3D MCAD tools
- Conversely, import placement and routing data from 3D MCAD tools
- Use SaberES Designer Table Manager to quickly generate ASCII files for custom export, like bill of material tables
- Generate wire harnesses from connectivity, wiring design, and variant information
- · Set connector symbol position and define desired harness segment routings
- Reuse geometrical information, such as length, from the 3D MCAD tools
- Project 3D information from 3D MCAD tools in 2D drawing
- Select viewing perspective, rotation, and scale of the projection



Figure 5: Harness drawing

### Verification of Electrical Systems

The increasing complexity of the design and design variations increased the need for an alternative way of verifying the design. The traditional way of building and measuring a physical prototype is costly both in time and money. On top, it is impossible to validate all design variations. Simulation allows for earlier, more detailed, and complete verification of the design.

#### Voltage Drop and Over-current

- · Implement reusable verification simulations using SaberES Designer Experiment Analyzer
- Use built-in DC simulation capabilities to verify voltage drop and overcurrent to determine fuse sizes, cross-sectional areas of all wires, existence of sneak paths, etc
- · Back-annotate simulation data and probe critical nodes to quickly identify problem areas

turingeruness_venneston_o	1.ai_hrn(/)-Alam		
🔎 Filter: None ヤ 🖶 🔹			
dc1 = [dc -progress 500 -siglist :* -pins "a	r		
comment -log yes -desc Measure voltages			
Batt Pos = [atx -pfile dc1 -signal :Harness \	erification B1:@\"G1.p\"] -desc Batt_Pos		
Mir_pos_left = [atx -pfile dc1 -signal :Harnes	s_Verification_B1:@\"E383.PWR_SUP\"] -desc Mir_pos_left		
Mir_pos_right = [atx -pfile dc1 -signal :Harne	ss_Verification_B1:@//"E384.PWR_SUP/"] -desc Mir_pos_right		
comment -log yes -descCalculate voltage	drops		
DC_Drop_left = Batt_Pos+Mir_pos_left			
DC_Drop_right = Batt_Pos-Mir_pos_right			
comment -log yes -desc Test DC droo			
DC Drop Left Test = DC Drop left<1.5			
DC_Drop_Left_Test = DC_Drop_left<1.5 DC_Drop_Right_Test = DC_Drop_right<1.5	1		
DC_Drop_Left_Test = DC_Drop_left<1.5 DC_Drop_Right_Test = DC_Drop_right<1.5			
DC_Drop_Left_Test = DC_Drop_left<1.5 DC_Drop_Right_Test = DC_Drop_right<1.5 ai_exptlog			
CC_Drop_Left_Test = DC_Drop_teft<1.5 DC_Drop_Right_Test = DC_Drop_right<1.5 .ai_exptlog Task Label	Task Definition	Task Result	Task Status
DC_Drop_Left_Test = DC_Drop_left<1.5 DC_Drop_Right_Test = DC_Drop_right<1.5 .ai_exptlog Task Label - Measure voltages -	Task Definition	Task Result	Task Status
DC_Drop_Left_Test = DC_Drop_left<15 DC_Drop_Right_Test = DC_Drop_right<15 ai_exptlog Task Label - Measure voltages - ast_Pos	Task Definition Batt,Pos = (3x: offic dc) - eignal :Harress,Verification, B1.	Task Result 11.96865688915	Task Status Complete
DC_Drop_Left_Test = DC_Drop_left<15 DC_Drop_Right_Test = DC_Drop_right<15 ai_exptlog Task Label - Measure volkages — Jast_Pos fir_pos_left	Task Definition Batt, Pos = [dx - pfile do1 - signal -Harress_Verification_B1. Mr.g.ros_[eft = [dx - pfile do1 - signal -Harress_Verification.	Task Result 11.96865688915 10.455980464564	Task Status Complete Complete
DC_Drop_Left_Test = DC_Drop_Left.1 5 DC_Drop_Right_Test = DC_Drop_night:1 5 ai_exptog Task Label - Measure voltages – ast_Pos fir_pos_left fir_pos_ight	Task Definition Batt_Pos = [stx-pfile dc1 -signal -Harness_Verification_B1. Mr_pos_let = [stx-pfile dc1 -signal -Harness_Verification. Mr_pos_lett = [stx pfile dc1 -signal -Harness_Verification.	Task Result 11.96865688915 10.4599644584 10.14390690964	Task Status Complete Complete
DC_Drop_Left_Test = DC_Drop_Left.15 DC_Drop_Right_Test = DC_Drop_right.15 al_exptlog Test Label - Measure voltages - aist_Pos fir_pos_Left fir_pos_left - Calculate voltage drops-	Tesk Definition Batt_Pos = (atc. tyfile dc1 -signal Harness_Verification_B1. Mir_pos_jeft = (atc. splile dc1 -signal Harness_Verification. Mir_pos_right = (atc. splile dc1 +signal Harness_Verificatio.	Task Result 11 9596569915 10 45590444594 10 14395659594	Task Status Complete Complete Complete
NC_Drop.Left_Test = DC_Drop.Left.15 NC_Drop.Right_Test = DC_Drop.Left.15 al_excpting Tesk Label - Measure voltages – atsIPon fir_pon_left fir_pon_left fir_pon_left -Calculate voltage drops- -Calculate voltage drops-	Task Definition Batt, Pos = (stxpfile dc1 - eignal -Harness, Verification, B1. Mr., pos., Jet = (stxpfile dc1 - signal -Harness, Verificatio, Mr., Des, John = fabx, File dc1 - signal -Harness, Verificatio, DC, Drop, Jet = Batt, Pos-Mr., pos., Jet	Task Result 11 9686568815 10 4595044594 10 130065964 1.512676424586	Task Status Complete Complete Complete Complete
DQ_Drop_left_Test=DQ_Drop_left(15) DQ_Drop_left_Test=DQ_Drop_left(15) al_entation Test Label - Measure voltages – ata_Pos fir_pos_left fir_pos_left M_pos_left D_Q_Drop_left D_Q_Drop_left	Task Definition           Batt, Pice = [stx: splite dc1-signal Harness, Verification, B1.           Mir_pros_left > [stx: splite dc1-signal Harness, Verification.           Mir_pros_left = [stx: splite dc1-signal Harness, Verification.           DC_Droo, jeft = Batt, Pice > Mir_pros_left           DC_Droo, jeft = Batt, Pice > Mir_pros_left	Tesk Result 11.9665668915 10.455904454 10.1300660564 1512676424586 1.512676424586	Task Status Complete Complete Complete Complete
SQ,Dive_Lift_text=DQ_Dive_Lift15 SQ,Dive_Lifty1_Text=DQ_Dive_Lift15 al_explop Task label - Measure voltops - Map.or_jalet Map.or_jalet -Calcular voltops dops- -Calcular voltops dops- DQ,Dive_Lift DQ,Dive_Lift -TextDQ doo -	Task Defotion Batt, Pos = [strpfile dc1 -signal -Harness_Verification_B1. Mr.;pos_Jeth = [strpfile dc1 -signal -Harness_Verification. Mr.;pos_Jing1 = [strpfile dc1 -signal -Harness_Verification. DC_Drop_Jeth = Batt_Pos-Mr.;pos_Jeth DC_Drop_Jright = Batt_Pos-Mr.;pos_/right	Task Result 11 96865688915 10 4596644594 10 1430069964 1 512676424586 1 322566198186	Task Status Complete Complete Complete Complete Complete
DC_Drop_Left_Test = DC_Drop_Left.1 5 DC_Drop_Right_Test = DC_Drop_right.1 5 al_excelling Test Label Measure voltages Bar_Dos Bar_Dos Mir_Dos_jeft Calculati voltage drops- DC_Drop_left DC_Drop_left Test DC droo DC_Drop_left Test DC droo	Tesk Definition Batt_Pos = [stc. offic dc1 - signal /Harness_Verification_B1. Mrg.ros_let = [stc. offic dc1 - signal /Harness_Verification. Mrg.ros_ligit = [stc. offic dc1 - signal /Harness_Verificatio. DC_Drop_let = Batt_Pos-Mrg.ros_light DC_Drop_light = Batt_Pos-Mrg.ros_light DC_Drop_light_Batt_Post_Mrg.ros_light DC_Drop_light_Batt_Post_Mrg.ros_light	Tesk Result 11 sepescess is 0.4559044544 10.1430065054 1.5126754356 1.52556519186 0	Task Status Complete Complete Complete Complete Complete Fail

Figure 6: Simulation experiment

#### Simulation for Robust Design

- · Verify transient behavior of high-speed systems including vehicle networks
- Analyze parameter sensitivity, and worst-case behaviors
- · Optimize the design for component variations and shifts in operating conditions
- · Quickly select and configure hardware faults directly from the SaberES Designer wiring design
- · Verify functional safety of electrical systems through automated fault injection
- Export functional safety simulation results From SaberES Designer Experiment Analyzer to document fault coverage and support functional safety flows

For more information about Synopsys products, support services or training, visit us on the web or at synopsys.com or contact your local sales representative.

