

Fusion Compiler

**Predictable
RTL-to-GDSII
implementation
system delivers up
to 20% better quality
of results**

Overview

Synopsys Fusion Compiler™ is the next generation RTL-to-GDSII implementation system architected to address the complexities of advanced process node design and deliver up to 20% improved quality-of-results (QoR) while reducing time-to-results (TTR) by 2X. Fusion Compiler is built on a compact, single data model that allows seamless sharing of Fusion Technology across the RTL-to-GDSII flow to enable hyper-convergent design closure. Fusion Compiler was built from the ground-up using best-in-class RTL synthesis, place-and-route, and signoff technologies for designing state-of-the-art SoCs that deliver unmatched power, performance, and area (PPA), QoR, and fast design convergence. Fusion Compiler's integrated cockpit (Figure 1) provides a comprehensive platform for design including RTL physical synthesis, design planning, placement, clock tree synthesis (CTS), advanced routing, physical synthesis-based optimization, chip finishing, signoff quality analysis and ECO optimization.

Key Benefits

- Comprehensive RTL-to-GDSII design system delivers up to 20% better PPA and 2X TTR
- Fusion data model architecture for unmatched capacity, scalability, and productivity
- Unified physical synthesis optimizations for best QoR
- Common placement and 2D legalization engines for fast DRC convergence and design closure
- Accurate congestion estimation and prediction using route-driven estimate for overall convergence
- Complete flow power optimization including unique power-driven re-synthesis and knee-based optimization
- Physically-aware synthesis and advanced CTS to drive highest frequencies
- Leading foundry process certified FinFET and multi-patterning aware design
- Signoff timing, parasitic extraction, and power analysis eliminate design iterations
- Advanced area recovery algorithm from synthesis to post-route for best utilization
- Pervasive parallelization with multi-threaded and distributed processing technologies for maximum throughput




Figure 2: Unmatched correlation and QoR with unified physical synthesis

AI-driven Adaptive Flow

The Adaptive Flow is seamlessly integrated into the Synopsys Fusion Compiler Hyperconvergent synthesis and place and route solution. The primary goal is to enhance design efficiency by dynamically adapting the design flow and engine heuristics to real-time observations during the design implementation process. The AI continuously monitors and adapts the flow to ensure design convergence even when initial configurations prove less effective. This approach significantly reduces compute requirements while optimizing PPA compared to general-purpose hyperparameter optimization AI applications in the EDA digital design space.

Fusion Compiler AI-Driven Adaptive Flow

Natively Integrated AI Technology to Efficiently Utilize Small-Scale Compute

- Interleaved AI with core engines**
 - Real-time and in-context flow adaptation
 - Fine-grain cross engine/flow learning and communication
- Intuitive human AI interface**
 - Simple objective-based AI strategy setup
 - AI insights into decision vs. outcome
- Scalable AI deployment**
 - Minimum 1-5 compute hosts required
 - Minimum flow changes for enablement

FUSION COMPILER

Native AI Optimization Flow

AI Flow System – Customer Preview Results

AI-driven PPA gains demonstrated at Pilot Customers

	7.5% total power, 6.9% Fmax gain
	5.1% total power, 2.2% Fmax gain
	1 - 4% total power, up to 25% TNS reduction (4 Cases)
	1.4% total power reduction, 18% TNS reduction, 65% HTNS reduction

	2.5% total power reduction, 12% TNS reduction, 1% area reduction
	12.3% total power reduction, 1.5% urate improvement
	200Mhz Fmax improvement; 24% TNS reduction
	5.2% total power reduction, 95% TNS reduction, 2.2% area reduction

Ease-of-deployment:
Direct launch from Fusion Compiler

Reduced compute:
5 machines single iteration

Finer grain:
engine level learning