


AI-RISC - Scalable RISC-V Processor with Tightly Integrated AI Accelerators and Custom Instruction Extensions

Vaibhav Verma and Mircea R. Stan High-Performance Low-Power Lab (HPLP) University of Virginia vv8dn@virginia.edu



Need for Edge Al

- Latency enable real-time AI systems
- **QoS** cannot rely on connectivity in remote areas
- Security sending data over network not secure
- Privacy keep private data locally on device
- **Bandwidth** send "information" to cloud rather than "data"
- Cost data communication is costly





But Edge AI is different!

Smaller neural network models

Smaller batch sizes (≈ 1)

Edge devices are cost, area and size limited

Edge devices need to support both AI and non-AI applications

Edge processors lack support for Keras, PyTorch, MXNet etc.




AI-RISC

Custom RISC-V processor with ISA extensions targeting AI applications

Tightly integrated AI accelerators for fine-grained offloading of AI tasks

End-to-end hardware/software codesign solution

Support for AI and non-AI applications on the same processor





Al Functional Unit (AFU)





Image adapted from PRIME, ISCA 2016

vv8dn@virginia.edu



Tightly Integrated AFU



Al extensions


Grouped by corresponding AI Functional Units (AFU)

- Instructions in **bold** are already implemented
- All instructions utilize RISC-V CUSTOM-2 opcode space



Al extensions – General


- MAC
- Packed SIMD MAC
- Quantize
 - Accelerates cast and recast
 - Accelerate conditional clipping
- Transpose
 - Accelerates data layout changes
- Post increment ld/st
 - Already implemented in ASIP Designer RISC-V example
- Hardware loops
 - Already implemented in ASIP Designer RISC-V example





Preliminary Results with MAC Instruction

ResNet-8 TinyMLPerf Benchmark network on CIFAR-10 dataset



IGSC 2021



Al extensions – Matrix AFU

• Matrix data type


• Vector of 8 elements with each element of 8 bits \rightarrow 64 bits wide

GEMM instructions

- 2x4 * 4x2 \rightarrow 2x2 result, 16 bits
- Planned 4x2 * 2x4 require double/quad register for result

GEMV instructions


- 1x4 * 4x2
- 2x4 * 4x1
- Vector-Vector multiplication
 - 1x8 * 8x1






Al extensions – PIM VMM AFU

- vmm.ld
 - Load results from PIM memory
- vmm.sd
 - Store weights to PIM memory
- vmm
 - Perform in-memory VMM operation
 - 1x8 * 8x8
 - 1x16 * 16x16





Preliminary Results with PIM VMM Instruction



Baseline – Simple C program implementing VMM as nested 'for' loops

Custom VMM instructions exposed to C via compiler intrinsics

1.6x better performance than writing Assembly


Manuscript under preparation



Planned AI extensions – Activation AFU

Hardware support for activation functions


- ReLU
- Sigmoid
- Tanh
- Swish





Planned AI extensions – Systolic AFU

- Load weights into the systolic array
- Store output activations from systolic array to processor registers/scratchpad
- Prepare input activations pre-processing instructions
- Systolic MAC
- Flush weights / stop




2-step Compiler & Issues

Solved by hardware designers




Hardware/Software Co-design

- End-to-end design methodology
 - TVM on the frontend
 - Synopsys ASIP Designer on the backend
- Support for multiple Domain Specific Language (DSL) frontends - Pytorch, MXNet, TFLite, Tensorflow, DarkNet etc.
- ✓ Verified with both 32 and 64-bit RISC-V
- ✓ Quantization support





ASIP Designer Enhancements




17



Compilers are hard!

- > 2-step compilation TVM + ASIP Designer generated C compiler
- Goal is to have no/minimum interaction with TVM generated C code
- Problem 1 ASIP Compiler is not smart enough to detect opportunities for complex instructions like VMM, GEMM etc.
 - Works well for simple instructions like MAC.
- Solution Expose new instructions to TVM
 via compiler intrinsics.





Compiler issues with custom instructions

- **Problem 2** Breaking the convolution schedule leads to accuracy issues.
- Issue 1 Wrong allocation of operands
 - Solved by TVM buffer and strided access of operands from bigger matrix
- Issue 2 Wrong data type in quantized NN
 - Defined input/output data types in TVM hardware intrinsic call
 - 8-bit inputs and 16/32-bit accumulated result.
- Issue 3 Kernel and Input data layout
 - TVM supports only a few Input/Filter layouts with specific ISA.
 - Adding support for required Input-Filter layout combinations in TVM for C hardware target used in AI-RISC.



More Compiler issues

- **Problem 3** TVM support for breaking the convolution computation to match custom extension kernel size is limited.
 - TVM throws random errors when breaking the computation schedule using "tensorize" schedule pass.
 - Exact same convolution works with tensorize as a standalone kernel but not as a part of neural network.
- Solution Trying to debug the exact issue but till we find a reliable solution we work with what we have.
 - Breaking the computation schedule into error-free parts and adapting the custom instructions accordingly for testing purposes.



TVM generated C code





Chess compiler intrinsic

promotion	<pre>void PIM_mem_store (char*, vchar8) = void PIM_mem_store (addr,w64);</pre>
promotion	<pre>void PIM_mem_store (char*, int) = void PIM_mem_store (addr,w64);</pre>
promotion	<pre>void PIM_mem_store (char*, long) = void PIM_mem_store (addr,w64);</pre>
promotion	<pre>long PIM_mac_0 (long) = w64 PIM_vmm_0 (w64);</pre>
promotion	<pre>long PIM mac 1 (long) = w64 PIM vmm 1 (w64);</pre>
promotion	<pre>long PIM_mac_2 (long) = w64 PIM_vmm_2 (w64);</pre>
promotion	<pre>long PIM_mac_3 (long) = w64 PIM_vmm_3 (w64);</pre>



Chess_view rule

```
chess view() {
PIM mem[pim addr] = pim wr;
} -> {
PIM mem store(pim addr,pim wr);}
chess view() {
pim_rd_mac`EX` = PIM_mac[pim_addr=0`ID`]`EX`;
pimOUT0`EX` = pimmac (pimIN`EX`, pim rd mac`EX`, pimOUT1`EX`, pimOUT2`EX`, pimOUT3`EX`);
} -> {
pimOUT0`EX` = PIM vmm 0(pimIN`EX`);
pimOUT1`EX` = PIM vmm 1(pimIN`EX`);
pimOUT2`EX` = PIM vmm 2(pimIN`EX`);
pimOUT3`EX` = PIM_vmm_3(pimIN`EX`);}
```



Instruction definition nML

opn pim_rr_instr(rdh: {	eX, rdl: eX, rs1: eX)
<pre>action { stage IDEX:</pre>	
stage ID: stage EX: stage ME:	<pre>pim_rd_mac`EX` = PIM_mac[pim_addr=0`ID`]`EX`; pid_S1 = r1 = X[rs1]; pimIN = pid_S1; //pimmac (pimIN, pim_rd_mac, pimOUT1, pimOUTh) @pim64x64; pimOUT0 = pimmac (pimIN, pim_rd_mac, pimOUT1, pimOUT2, pimOUT3) @pim64x64 pex_D1 = tex_D1 = pimOUT0; pex_D2 = tex_D2 = pimOUT1; pex_D3 = tex_D3 = pimOUT2; pex_D4 = tex_D4 = pimOUT3; pme_D1 = tme_D1 = pex_D1; pme_D2 = tme_D2 = pex_D2; pme_D3 = tme_D3 = pex_D3;</pre>
stage WB: if (rdl: x0) else	<pre>pme_D4 = tme_D4 = pex_D4; { w1_dead = w1 = pme_D1; w2_dead = w2 = pme_D2; w3_dead = w3 = pme_D3; w4_dead = w4 = pme_D4;} { X[rdl] = w1 = pme_D1; X[13] = w2 = pme_D2; X[14] = w3 = pme_D3; X[rdh] = w4 = pme_D4;}</pre>
	PADMNM " " rdh "," PADMNM " " rdl "," PADOP1 rs1 ; :rdh::rs1::"001"::rdl, class(pim_rrr);



Compiled assembly with new instructions

6970	0x01	0x50	0x30	0x5b	<mark>∨mm</mark> .sd	x21,	0(x0)
6974	0×01	0x40	0x30	0xdb	<mark>∨mm</mark> .sd	x20,	1(x0)
6978	0x08	0x01	0xba	0x0b	ld	x20,	128 (x3!)
6982	0x01	0x40	0x31	0x5b	<mark>∨mm.sd</mark>	x20,	2(x0)
6986	80×0	0×01	0xba	0x0b	ld	x20,	128(x3!)
6990	0x01	0x40	0x31	0xdb	vmm.sd	x20,	3(x0)
6994	0x08	0×01	0xba	0x0b	ld	x20,	128(x3!)
6998	0×01	0x40	0x32	0x5b	<mark>∨mm.sd</mark>	x20,	4(x0)
7002	0x08	0x01	0xba	0x0b	ld	x20,	128 (x3!)
7006	0x01	0x40	0x32	0xdb	vmm.sd	x20,	5(x0)
7010	0x08	0x01	0xba	0x0b	ld	x20,	128(x3!)
7014	0x01	0x40	0x33	0x5b	vmm.sd	x20,	6(x0)
7018	0xc8	0x81	0xba	0x0b	ld	x20,	-888(x3!)
7022	0×01	0x40	0x33	0xdb	vmm.sd	x20,	7(x0)
7026	0×00	0x83	0x3a	0x0b	ld	x20,	8 (x6 !)
7030	0x41	0x1c			<u>c.lw</u>	x15,	0(x10)
7032	0×00	0xca	0x15	<mark>0</mark> xdb	vmm	x12,	x11, x20
7036	0×00	0x05	0x84	0x1b	sext.w	x8,	×11



Emulation/Definition of AFU


```
v8w32 r = 0;
   v8w08 aa = a;
   w64 out0;
   for (int i = 0; i < 8; i++){
     for (int j = 0; j < 8; j++){</pre>
        v8w08 temp = pim_rd_mac[j];
        int32 t inter = 0;
        inter = aa[j] * temp[i];
        r[i] += inter;
   }
   out0 = r[1]::r[0];
   out1 = r[3]::r[2];
   out2 = r[5]::r[4];
   out3 = r[7]::r[6];
   return out0;
```



Instructions through instruction viewer

3 2 1	
1098765432109876543210987	6543210
trv64p5x	
bit32_ifmt	
majOP	0110011
majOP_IMM	001001
majLOAD	000001
majSTORE	010001
majBRANCH	110001
majJAL	110111
majJALR	110011
majLUI	011011
majAUIPC	001011
majOP_32	011101
majOP_IMM_32	001101
majCUSTOM0	000101
majCUSTOM1	010101
majCUSTOM2	101101
mac_rrr_instr	
0000000 rs2 : eX rs1 : eX 000 rd : eX	
gemm_rrr_instr	
0000000 rs2 : eX rs1 : eX 010 rd : eX	
pim_rr_instr	
00000000rdh : eXrs1 : eX001rdl : eX	(
pim8x2_rr_instr	
00000000000000000 rsl : eX100rdl : eX	(
pim_store_instr	
i: t12s rs2 : eXrs1 : eX011i: t12s	5
pim8x2_store_instr	
i:t12s rs2:eXrs1:eX101i:t12s	
pim_load_instr	
i:t12s rs1:eX111rd:eX	





Results

Performance improvements with AI-RISC




Evaluation Methodology

- Benchmark
 - ResNet-8 from TinyMLPerf
 - GEMV kernel
- Baseline
 - 5-stage in-order 64-bit RISC-V RV64IMC
- Compilation
 - TVM (TFLite to C) + Custom C compiler (C to binary)
- Simulation Framework
 - Cycle-accurate Simulator



Speedup on GEMV kernel


- A Matrix \rightarrow 8x8
- B Vector \rightarrow 1x8
- Input datatype \rightarrow int8
- Output datatype \rightarrow int16






Speedup on single CONV2D kernel

- Input image \rightarrow 7x7
- Input channels \rightarrow 8
- Filter \rightarrow 2x2
- Output channels \rightarrow 2
- Input datatype \rightarrow int8
- Output datatype \rightarrow int16
- data_layout \rightarrow NHWC
- kernel_layout \rightarrow HWIO






Speedup on ResNet-8 network from TinyMLPerf






Design-Space Exploration for PIM VMM






Area Overhead





FoM for optimal PIM size

Figure of Merit = Performance gain / Area Overhead





Vector "V" extension addition to AI-RISC

- Undergrad project by Nate Hunter, Noah Mills, Greg Vavoso and Bill Yang.
- Subset of Vector extension instructions added to AI-RISC:
 - Addition and Subtraction
 - Logical AND/OR/XOR/MIN/MAX
 - Shift and Move
 - Multiplication

Sp	beedup Exa	amples			
	Example	Vector instructions	Scalar processor cycles	Vector processor cycles	Speedup
	Subtract on 128-byte vectors	vsub.vv	128	1	128
	Dot product on 32-word vectors	vmul.vv, vredsum.vs	33 + 31 = 64	2 + 5 = 7	9.1



Summary

AI-RISC = Custom RISC-V processor for Edge AI

Tightly integrated AI Functional Units (AFU)

Custom ISA extensions to RISC-V

Complete SDK generation including compiler support for PyTorch, TensorFlow etc.

Speedup compared to RV64IMC \rightarrow 17.6x for GEMV, 4.4x for ResNet-8

Scalable, flexible and support for both AI and non-AI applications



Publications

- V. Verma, M. Stan, "AI-RISC Custom Extensions to RISC-V for Energy-efficient AI Inference at the Edge of IoT," RISC-V Summit co-located with Design Automation Conference (RISC-V), San Francisco, CA, December 2021.
- V. Verma, T. Tracy, M. Stan, "EXTREM-EDGE EXtensions To RISC-V for Energy-efficient ML inference at the EDGE of IoT," The 12th International Green and Sustainable Computing Conference (IGSC), October 2021.
- V. Verma, M. Stan, "AI-RISC: Extending RISC-V with tightly integrated accelerators and custom instructions for AI inference at the Edge of IoT," IBM IEEE CAS/EDS - AI Compute Symposium (AICS), October 2021.
- V. Verma, M. Stan, "AI-RISC: Scalable open source processor for AI applications at edge of IoT," Design Automation Conference Young Student Fellow Program poster session (DAC YFP), July 2020. (Best Poster Award)



Questions?



• This work is funded by SRC under GRC AIHW task 2945.001.