

# ASIP University Day 2021

## **Application-Specific Processors (ASIPs) in System-on-Chip Design: Market, ASIP Designer Introduction & University Program**

*Patrick Verbist, Product Marketing Manager, ASIP Tools*

*Falco Munsche, Technical Marketing Manager, ASIP Tools*

November 17, 2021


# Market Trends

## Towards Programmable Heterogeneous Multicore Architectures





# Market Dynamics: Reshaping Automotive SoCs



Yesterday  
Distributed Architecture


30- 100+ ECUs in a car  
Mainstream MCUs

Today  
**Domain Logical Architecture**

Consolidating of ECUs  
Integration of Functions, AI & ICs

# Domain Architecture Implications

It's All About Data Processing, In Time, Within Power Budget





- Number/type of sensors increase data traffic
  - >15G data rate<sup>2</sup>
  - Waymo uses 29 cameras<sup>1</sup>
- Number of sensors increase compute processing
  - Computing required > 1000 TOPs<sup>2</sup>
- Increased need for packet processing in Gateway
- Increased need for Security

<sup>1</sup>Source: YooJung Ahn, Head of Design at Waymo, March, 2020


<sup>2</sup>Source: [Yole Development](#), March, 2020

# Automotive SoC Architectures


Heterogonous Multicore Systems, with Processors Tailored to Specific Workload



- Interfaces: LPDDR5/4/4X, Ethernet TSN, MIPI, HDMI, PCIe, CXL, ADC
- **Processing: AI Accelerators, Embedded Vision, DSP, Security**
- Security & SoC Safety Manager
- Sensor Fusion
- 16-/14-nm → 8-/7-nm → 5-nm
- Functional Safety




- Interfaces: LPDDR4/4X, Ethernet TSN, PCIe, DSP
- **Processing: DSP, Security**
- Security & SoC Safety Manager
- 5G – GPS Sensor Fusion
- 28-nm → 16-/14-nm
- Functional Safety



- Interfaces: LPDDR4/4X, Ethernet TSN, PCIe, DSP
- **Processing: Protocol Accelerators**
- Security & SoC Safety Manager
- SoC Safety Manager
- 28-nm → 16-/14-nm
- Functional Safety





# Significant Data (Pre) Processing at the Edge (Sensor)



# Edge Example: RADAR

## Heterogeneous Multicore Design at the Edge





# Domain Controller Example: Xavier (nvidia)

**AUTONOMOUS MACHINES**  
Xavier — Designed for the next wave of Autonomous Machines

©2018 NVIDIA CORPORATION

Source: nvidia (Hotchips, 2018)

**XAVIER**  
World's First Autonomous Machines Processor

- 16 Lane CSI  
109 Gbps CPHY 1.1  
1Gb Ethernet
- DLA  
5.7 TFLOPS FP16  
11.4 TOPS INT8
- Industry Standard High-Speed IO  
PCIe Gen4 Root and Endpoint  
USB 3.1 gen2 Host and Device  
UFS 2.1 Embedded Storage
- ISP  
2.4 GPIX/s  
Native Full-range HDR  
Tile-based Processing
- Carmel ARM64 CPU  
8 Cores  
10-wide Superscalar  
21 SpecInt2k6 (est.)
- 256-Bit LPDDR4X  
137 GB/s
- Volta Tensor Core GPU  
FP32 / FP16 / INT8 Multi-Precision  
512 CUDA Tensor Cores  
2.8 CUDA TFLOPS (FP16)  
22.6 Tensor Core DL TOPS
- Multimedia Engines  
1.2 GPIX/s Encode  
1.8 GPIX/s Decode  
4 GPIX/s Video Image Composer
- Vision Accelerator  
1.7 TOPS
- Stereo & Optical Flow Engine  
2x 3.1 TOPS

Most Complex SOC Ever Made | 9 Billion Transistors, 350mm<sup>2</sup>, 12FFN | ~8,000 Engineering Years

Source: nvidia (Hotchips, 2018)

**XAVIER INNOVATIONS**  
World's First Autonomous Machines Processor





<b>Carmel CPU</b> 8 custom cores, ARM v8.2	<b>Volta GPU</b> 512 CUDA Tensor Cores 22.6 int8 DL TOPs	<b>DLA</b> int8/int16/FP16 11.4 DL int8 TOPs	<b>PVA</b> 7-slot VLIW 1.7 TOPs	<b>ISP</b> Native HDR Processing TNR 2.4 GPIX/sec	<b>MM-Accelerators</b> Stereo, Optical Flow, LDC
--	--	--	---------------------------------------	--	--

- High Speed I/Os : >40GB/s of IO Bandwidth
- Designed for Safety & Resiliency : ISO26262; ASIL-C
- Enhanced Security
- Optimized for Energy Efficiency; TSMC 12FFN

©2018 NVIDIA CORPORATION

Source: nvidia (Hotchips, 2018)

# Xavier – A Heterogeneous Multicore Architecture



Source: nvidia

# Inside PVA - Multicore System By Itself

## PVA Vector Processing Unit (VPU)

### 7 Slot VLIW architecture

2 scalar + 2 vector + 3 memory instructions

Each vector unit has 32 x 8-bit, 16 x 16-bit, or 8 x 32bit vector math operations

Additional guard bits for extended precision math

Table lookup, histogram, vector-addressed store

Hardware loops and multi-dimensional address generator

I-cache and local data memory

©2018 NVIDIA CORPORATION

## PROGRAMMABLE VISION ACCELERATOR (PVA)

2x PVA


Optimized for imaging &  
vision algorithms

Each PVA

Cortex-R5 for config and control

2x Vector Processing Units

2x DMA for data movement to/from  
internal/external memories




Tailored to the application-  
specific needs

- Data types
- Operations
- Memory access


Source: nvidia (Hotchips, 2018)

# What to Gain from Processor Cores Tailored to Specific Workloads

## Processor Cores Tailored to Specific Workloads



Source: nvidia (Hotchips, 2018)



Source: nvidia (Hotchips, 2018)




Gain achieved by balancing the workload to the best-suited engine

# Market Dynamics: Zonal Architecture Reshaping Automotive SoCs




Yesterday  
Distributed Architecture

30- 100+ ECUs in a car  
Mainstream MCUs



Today  
Domain Logical Architecture

Consolidating of ECUs  
Integration of Functions, AI & ICs




Tomorrow/Future  
**Zonal Physical Architecture**

Multi-Applications Central Processing  
Multi-Chip &  
Higher Complexity/Performance




# The Race Continues

Processing More Data Within the Power Budget




<https://www.eenewsautomotive.com/news/nvidia-announces-new-superprocessor-autonomous-cars>



# Chip Design for a Data-Centric World

- An explosion of data, triggering questions
  - Where to process the data
  - Which are the best processors and memories for different kind of data
  - How to structure, partition and prioritize the movement of raw and processed data
- “Golden Age” for architecture design
  - System architecture: Edge processing vs. centralized processing
  - Device architecture: 3D packaging, chiplets
  - SoC architecture: heterogenous multicore, layered memories, interconnects, .....
- SoC decisions
  - Make it programmable whenever possible, to allow for flexibility on the payload, and fixes / bypasses after tapeout
  - Select the processor(s) that fit the applications
  - Ensure efficient data exchange and synchronization between various cores
  - Define the right memory architecture, as it determines performance and power efficiency





# Introduction to ASIP Designer




# ASIP – Combining Efficiency and Flexibility

## Application-specific instruction set processor

From Wikipedia, the free encyclopedia

An **application-specific instruction set processor (ASIP)** is a component used in **system-on-a-chip** design. The **instruction set** of an ASIP is tailored to benefit a specific application. This specialization of the core provides a tradeoff between the flexibility of a general purpose **CPU** and the performance of an **ASIC**.



# Application-Specific Instruction-set Processors

## ASIP Benefits: the 3 P's

### Maximize performance

- Architectural specialization
- Parallelism: instruction-level, data-level, task-level


### Minimize power consumption

- Architectural specialization
- Parallelism: instruction-level, data-level, task-level
- Power-optimised RTL generation
- Power-gating of cores

### Programmability

- Support changing requirements without SoC re-spin
- Quick algorithm mapping from C to silicon, with easy debugging


- ASIPs bridge the gap between microprocessor cores and hardware



“ASIP Designer”: not licensable IP, but an EDA tool  
→ Enables specialization and innovation per customer, per product

# ASIP Designer

## Tool Flow




## Supported design steps


- Modeling of instruction-set architectures: nML language
- Automatic generation of software development kit, including an efficient C compiler
- Algorithm-driven architectural exploration: **“Compiler-in-the-Loop”**
- Automatic generation of synthesizable RTL **“Synthesis-in-the-Loop”**
- Design verification

# Processor Design is Multi-Disciplinary

## Top-Down Approach



## Agile Approach



- Largely a top-down process, with too-little / too-late feedback
- Limited multi-disciplinary skills in teams
- Inconsistent RTL & SW tools, due to misinterpretation of architecture spec
- Suboptimal performance for the eventual applications
- Too long design cycle, missed business opportunities



- Tool automation, spanning all design disciplines
- All design views automatically derived from single “golden model” that is continuously refined
- Tool helps designers to develop inter-disciplinary skills quickly
- Early SW development speeds up project and improves architecture
- Small design team can master sophisticated designs
- Consistency guaranteed by methodology, eases verification
- Short design cycles, easy creation of design variants





# ASIP Designer

## Broad Architectural Scope

### nML and ASIP Designer...

- Support a wide range of ASIP architectures, beyond configurable templates
- Enable true architectural exploration




# ASIP Designer – Some Case Studies

## Full Architectural Freedom, Not Based on a Template


### Vector-DSP

- Combined SIMD / VLIW design
- Broad data type support: Int 4/8/16/32 Float, Bfloat 16, fixed-point, complex
- Fully C-programmable




### FFT / DFT Accelerator

- FFT: all power-of-2 sizes from 8 to 2048, algorithm up to radix-8
- DFT: all prime-factorizable sizes from 6 to 1536
- 8-lane SIMD, 5-way VLIW




### RISC-V Derivative

- Standard RISC-V ISA
- Extended with specialized instructions for keyword spotting
- 10x acceleration, 1.16x area increase
- Packed SIMD, 8-bit data type support



### AI Accelerator


RISC-V scalar unit, dedicated vector processing and address generation units





# ASIP Designer

## Example Models



Name	Description
Microcontrollers	
Tnano	16-bit microcontroller, lightweight and configurable
Tmicro	16-bit microcontroller, fully featured
DLX (family)	Variants of 32-bit microcontroller
Tmcu	32-bit microcontroller
Trv32 (family)	32-bit microcontroller featuring RISC-V ISA, 3 or 5 pipeline stages (incl SDX option for <b>S</b> imple <b>D</b> atapath <b>eX</b> tensions)
Trv64 (family)	64-bit microcontroller featuring RISC-V ISA, 3 or 5 pipeline stages
PD_Triop	32-bit microcontroller with 64-bit address spaces
DSPs and generic parallel processors	
Tdsp	16/32-bit DSP
Tvec (family)	Variants of SIMD processor
Tvliw (family)	Variants of VLIW processor
Domain-specific processors	
Tmoby	Accelerator for AI application, featuring MobileNet V3 graph
Tvox	Accelerator for SLAM (simultaneous localization and mapping)
MMSE	Minimum Mean Square Error Equalization
Tgauss	Vectorization and memory management for image processing
Tmotion	Accelerator of motion estimation kernel
Tcom8	SIMD processor optimized for some communication kernels
FFTcore	Scalar implementation of complex FFT
Mxcore	Matrix processing ASIP for communication kernels
Primecore	SIMD implementation of prime-factor algorithm for FFT & DFT
JEMA, JEMB	Dual ASIP for JPEG encoding (accelerating DCT, VLC)

### Many examples provided


- Microcontrollers
- DSPs
- SIMD
- VLIW
- Multi-threading
- Domain specific

### Examples are good starting points


- Get a jump start with known working example
- Learn about modelling concepts
- Provided in nML source code, users can modify for application-specific tuning

# Retargetable Compiler

## Language Front End




## Retargetable Back End






# ASIP Designer

## Production Ready RTL Generation



### 3 Hardware Generation



- Converts nML processor model into synthesizable Verilog or VHDL
- Generated RTL code is netlist of modules: functional units, register files, muxes, controller, ...
- Low power features
  - Operand isolation
  - Clock gating
- Automatic synthesis script generation
- Use real synthesis and P&R data to measure gate count, timing closure

# Integrated Debugging Flow

## ChessDE's Graphical Debugger Perspective

This screenshot shows the ChessDE interface with several key components highlighted:


- Microcode:** A list of instructions on the left, with instruction 22 highlighted in yellow.
- Source code:** The main window showing C code with a red box around the `add r4, r0, r4` instruction.
- Micro-stepping in nML processor model:** A panel on the right showing the internal state of the processor model.
- Debug controls:** A toolbar at the top with a red box around the micro-step button.
- Hosted IO:** A panel at the bottom left showing I/O activity.
- Waveforms:** A panel at the bottom right showing signal waveforms for registers R0, R1, and R2.
- Variables:** A panel at the bottom center showing the state of local variables like `search_window`.
- Instruction pipeline:** A pipeline diagram at the bottom left showing the flow of instructions through pipeline stages.

This screenshot shows the ChessDE interface with two main performance analysis panels:

- Instruction profile:** A table showing the execution of instructions, including PC, instruction, assembly, and execution counts.
 

PC	Instruction	Assembly	Exe-count	Cycles	Wait	states	Relati
181	3003	<code>mvi r3, 0</code>	5	5	0	*	
182	0f8b	<code>ge r1, r3</code>	5	5	0	*	
183	2501	<code>mv r0, r1</code>	5	5	0	*	
184	2f00	<code>jcr 0</code>	5	7	0	*	
185	0419	<code>sub r0, r3, r1</code>	4	4	0	*	
186	0f93	<code>ge r2, r3</code>	5	5	0	*	
187	2552	<code>mv r5, r2</code>	5	5	0	*	
188	2f00	<code>jcr 0</code>	5	15	0	***	
189	055a	<code>sub r5, r3, r2</code>	0	0	0	*	
190	0e2b	<code>lt r5, r3</code>	5	5	0	*	
191	3014	<code>mvi r4, 1</code>	5	5	0	*	
192	2f0e	<code>jcr 14</code>	5	5	0	*	
193	30f6	<code>mvi r6, 15</code>	5	5	0	*	
194	2ee0 00cd 0010	<code>doi 16, 205</code>	5	15	0	***	
197	13c6	<code>lsr r7, r0, r6</code>	80	80	0	*****	
198	14dc	<code>lsl r3, r3, r4</code>	80	80	0	*****	
199	0adf	<code>or r3, r3, r7</code>	80	80	0	*****	
200	1404	<code>lsl r0, r0, r4</code>	80	80	0	*****	
- Memory access profile:** A graph showing storage access history with reads (blue) and writes (red) in cycles. A red box highlights the **Profile menu** on the left side of the graph.

# Integrated Debugging Flow



Graphical Debugger	Debug Flow	No. Cores
ChessDE	ISS, OCD (single-core)	Single
ChessMP	ISS, OCD (multi-core)	Multi
Eclipse	ISS, OCD	Single
Virtualizer	Virtual prototyping (SystemC)	Multi
Verdi	ISS (tracing info from RTL)	Single

- Jtalk server
  - Built-in drivers for 11 industry OCD probes
  - Dynamic linking with customer-defined OCD probe driver
- ASIP Designer generates RTL of:
  - ASIP, PDC (processor debug controller), JTAG, APB bus

# Trv (RISC-V ISA) Models

## Overview

### Integer models

- Supported ISA: RV64IM, RV32IM
  - Integer instructions
  - Multiply instructions
- Micro architecture
  - Protected pipeline with 3 or 5 stages
  - Hardware multiplier
  - Iterative divider
- Optional extensions: Trv<mm>p<n>x
  - Compressed instructions
  - Zero overhead hardware loops
  - Load/stores with post-modify address modes

### Floating point models

- Supported ISA: RV64IMF, RV32IMF
  - Integer instructions
  - Multiply instructions
  - Float (single precision) instructions
- Micro architecture
  - DesignWare based implementation FPU
  - Iterative divider and sqrt units
- Optional extensions: Trv<mm>p<n>fx
  - Zero overhead hardware loops
  - Load/stores with post-modify address modes

### SDX

- Simple Data Path Extension Mechanism
  - FFT
  - SHA256
  - CNN

### Tmoby

- SIMD/VLIW MobileNet accelerator

	32-bit datapath	64-bit datapath
3-stage pipeline	Trv32p3 Trv32p3x	Trv64p3 Trv64p3x
5-stage pipeline	Trv32p5 Trv32p5x	Trv64p5 Trv64p5x

	32-bit datapath
3-stage pipeline	Trv32p3f Trv32p3fx
5-stage pipeline	Trv32p5f Trv32p5fx

### Future work

- Model improvements
- Privileged Architecture
- RISC-V Vector ISA



# Trv (RISC-V ISA) Models


## Integer Variants

### Context


- Optimized processor models of RISC-V ISA
- Intended as starting point for ISA extension (ASIP design)

	32-bit datapath	64-bit datapath
3-stage pipeline	Trv32p3 Trv32p3x	Trv64p3 Trv64p3x
5-stage pipeline	Trv32p5 Trv32p5x	Trv64p5 Trv64p5x

- Supported ISA: RV64IM, RV32IM
  - Integer instructions
  - Multiply instructions
- Optional extensions: Trv<mm>p<n>x
  - Compressed instructions
  - Zero overhead hardware loops
  - Load/stores with post-modify address modes
- Micro architecture features
  - Five stage pipeline: IF, ID, EX, ME, WB
  - Three stage pipeline: IF, ID, EX
  - Protected pipeline
    - Register bypasses when possible
    - Stall (bubble) when bypass not possible
  - Hardware multiplier (64x64→64 bit, 32x32→32bit)
  - Iterative divider



▲ Trv<mm>p3 datapath and pipeline



▲ Trv<mm>p5 datapath and pipeline

# Trv (RISC-V ISA) Models

## SDX: Simple Datapath eXtensions


- SDX is a mechanism to add simple extension instructions to Trv (RISC-V)
  - nML model of Trv32p3 with predefined **stubs** for extension instructions
  - User codes the **behavior** of the stubs in PDG (bit-accurate C code)
  - Compiler intrinsics that target the extension instructions are provided (and can be modified)
- Benefits
  - No (deep) nML knowledge required: extensions can be created by SW engineers
  - Fast exploration of extensions with compiler-in-the-loop & synthesis-in-the-loop
- Extension encoded in RISC-V custom-2 space
- Operand options
  - 3-register (32 and 64-bit)
  - Accumulate
  - Additional single register inputs and outputs, ...

### Behavioral model (PDG)

```
w32 sdx0(w32 a, w32 b)
{
  w32 r;
  r[15:0] = a[15:0] + b[15:0];
  r[31:16] = a[31:16] + b[31:16];
  return r;
}
```

### Compiler intrinsics

```
int sdx0(int,int);
int add2(int,int);
```



# Trv (RISC-V ISA) Models

## SDX Examples Provided With ASIP Designer

### FFT


SDX instructions accelerating

- Complex fixed-point multiplication & scaling  
`sdx1 rd,rs1,rs2`
- ABS(x) function: `sdx2 rd,rs1,rs2(x0)`
- FFT Butterfly: `sdx5 rd,rs1,rs1`

Specialization:

- Fractional data types
- Complex numbers (16bit/16bit -> 32bit register)

Speedup: 280%      Area increase: 31%



### SHA256


Computes a hash of message *W* using bitwise AND, OR, XOR operations, shift operations and additions

Custom data path is ideal to implement the complex hash function in one instruction

Additional state of the hash functions (8 state variables) require an SDX variant that supports **8 additional register reads and writes**

```
sdx7 rd,rs1,rs2,x24,x25,...,x32
```

Speedup: 270%      Area increase: 16%



### Keyword Spotting

Based on small sized Neural Network (3.3M MACs)

SDX architecture feature: **packed SIMD**


32-bit register contains vector of 4x 8-bit values



Use of register pairs, enabling 64-bit access

```
sdx4a_dr dd,rs1,rs2,mode // vmac
sdx0_dd rd,ds1,ds2 // vqsat
```

Speedup: 1160%      Area increase: 16%



# Trv (RISC-V ISA) Models

## Tmoby: Accelerator Tuned for MobileNet v3 Execution with Medium Throughput

### Context

- Growing interest in ASIPs for AI applications
- Customer requests to provide educational models, demonstrating how ASIPs can accelerate AI functions

### Architecture


- 4-way ILP
- Trv32p3-based scalar datapath
- Vector datapath
  - SIMD64
  - MAC 8x8→32
- Memories
  - VM: features
  - WM: weights
  - Vector addressing

### Application

- Main function
  - Implementation of neural-network graph
  - Memory copies
  - Kernels
- Kernels
  - CONV\_2D (pointwise)
  - DEPTHWISE\_CONV\_2D
  - ADD
  - AVERAGE\_POOL\_2D
  - SOFTMAX

### Functionality 2020.09

- Tmoby: educational example model
- Application: MobileNet V3
  - Based on TensorFlow code
  - Converted to C code with Tmoby-specific vector intrinsics
- Starting from RISC-V ISA
- **360x cycle cnt. decrease**



# RVV Proof of Concept Models

- Goal: demonstrate and document to potential users how RISC-V Vector instructions can be modelled in ASIP Designer
  - Modelling of basic RVV concepts
    - Opcode polymorphism (residual control based on SEW register)
    - Register grouping (residual control based on LMUL register)
    - Whole vector instructions for moves and spilling (needed for C code compilation)
  - Dynamic multi-issue model
    - How can dynamic multi-issuing be modeled in ASIP Designer
  - Pure ASIP VLIW style model
    - Support RVV C API using static instruction level parallelism
- Notice: these models are not feature complete nor RTL-optimized
  - Only a few instructions are supported: vsetvli, vadd, vle, vse, vmv, vmvNr, vINr, vsNr
  - Shallow FDE pipeline with one execute stage

- Problem statement

- RVV code is a mix of scalar and vector opcodes. When executed in a scalar way the vector units are used in an inefficient way

```
saxpy :
    vsetvli a4, a0, e32, m8
    vlw.v v0, (a1)
    sub a0, a0, a4
    slli a4, a4, 2
    add a1, a1, a4
    vlw.v v8, (a2)
    vfmacv.vf v8, fa0, v0
    vsw.v v8, (a2)
    add a2, a2, a4
    bnez a0, saxpy
```

- Only 4 out of 10 instructions are vector instructions

# RVV Dynamic multi-issue versus VLIW

ASIP Designer allows you to explore both options and their variants

- Option 1: dynamic multi-issue

- Three-way multi-issue model

Scalar opcodes	Vector compute	Vector load/store
----------------	----------------	-------------------

- Issue logic converts scalar code into parallel code

- Proof of concept model also implements register grouping using serial execution and chaining

- Example, assuming LMUL = 4

```
vadd v8, v0, v4  
vst v8, (a0)
```

```
scalar 1 | vadd v8, v0, v4  
scalar 2 | vadd v9, v1, v5 | vst v8, (a0)  
scalar 3 | vadd v10, v2, v6 | vst v9, (a0+L)  
scalar 4 | vadd v11, v3, v7 | vst v10, (a0+2L)  
scalar 5 | | vst v11, (a0+3L)
```

- RVV binary compatible model

- Option 2: ASIP VLIW Architecture (static multi-issue)

- Support the RISC-V Vector C API by hosting the RISC-V vector instructions in a VLIW structure

- More architecture freedom

- Three slot VLIW
- Zero overhead loops
- Post increment addressing modes
- Dual width vector loads
- Register grouping: wide vectors are converted to short vectors in the compiler front end

- Better leverages ASIP Designer's capabilities

- Complex dynamic issue logic is replaced by straightforward issue logic
- Leverage powerful and unique compiler technology to optimize code at compile time

- C code compatibility model (support the RVV C API)

new

# NSITEXE Develops Multiple RISC-V Based Custom Processors for Automotive Applications in Half the Time with Synopsys ASIP Designer

## Rapid Architectural Exploration and Automatic Generation of SDKs Accelerates Design Time

### NSITEXE Successfully Develops Multiple Custom Processors for Automotive Applications in Half the Time with Synopsys ASIP Designer Tool

ASIP Designer Tool Provides Rapid Architectural Exploration and Automatic Generation of Software Development Kits to Accelerate Design Time

MOUNTAIN VIEW, Calif., Sept. 16, 2020 /PRNewswire/ --

- NSITEXE used ASIP Designer to develop five specialized custom processors for compute-intensive signal processing functions
- Automatic generation of software development kit enabled NSITEXE to complete the design with

“Synopsys’ ASIP Designer Tool provided us with ready-to-use processor examples that could be extended to implement our custom ISA, allowing us to rapidly develop our custom vector extensions that satisfied our functionality and performance requirements. ASIP Designer enabled us to develop the data flow processor model in record time and deliver it to the customer on schedule.”




*Sadahiro Kimura,  
Manager, Semiconductor IP R&D Unit,  
Advanced Technology Development Section at NSITEXE, Inc.*

- NSITEXE used ASIP Designer to develop five specialized custom processors for compute-intensive signal processing functions
- Automatic generation of software development kit enabled NSITEXE to complete the design with limited resources and on a tight schedule
- Rapid setup of a virtual prototype of NSITEXE's multicore DFP enabled by the ASIP Designer's ability to export the processor's simulation model with SystemC interfaces



# Synopsys' ASIP Tools

Broadest Market Adoption – Industry Proven



## Widespread Deployment Across A Wide Range Of Applications

- Estimate more than 300 unique SoC products with ASIPs in the market today
- Shown are publicly announced customers only

# Synopsys University Program



# Synopsys University Program – Europe Region

*Managed by Europractice*

- Since Jan' 2019: ASIP Designer available free-of-charge on top of Synopsys FEV package

## Synopsys Tool Portfolio

### Front End and Verification Suite (FEV)

The Front End and Verification suite includes a wide range of tools for verification and synthesis of digital designs for ASICs & FPGAs targets. The FEV suite includes RTL ASIC Synthesis (Verilog, SystemVerilog and VHDL), FPGA Synthesis and Multi-FPGA partitioning, test insertion and ATPG, logic simulation (VHDL, Verilog, SystemC, SystemVerilog, and SVA), logical equivalence checking, signoff timing analysis (with signal integrity), signoff power analysis, multi-voltage simulation, multi-voltage structural checking, and fast spice simulation. [Full details of the FEV suite...](#)

### ASIP Designer

ASIP Designer is tool suite for creation of Application-specific instruction-set processors (ASIPs) for applications benefitting from highly specialized processing elements that are programmable in C. Application-specific instruction-set processors (ASIPs) typically deliver greater computational efficiencies than general purpose processors and more flexibility than fixed-function RTL designs. ASIP Designer is available to users of the Front End and Verification (FEV) Suite as a zero cost add-on. [Full details of ASIP Designer...](#)

### ASIC Implementation Suite (IMP)

- On request only: approval required, additional document to be signed

# Synopsys University Program

## Other regions

- The Americas
  - ASIP Designer available free-of-charge on top of Synopsys University Package
  - On request only: approval required, additional document to be signed

3. Licensed Products		
Product Name	Product Code	License Quantity
ASIP Designer	A434-0	

**4. Status/Activities Information**  
Please describe your academic use of the Synopsys Licensed Product (ASIP Designer). **Note:** Use must be non-commercial in nature and adhere to the terms and conditions of the End User license agreement signed with Synopsys  
*Complete all relevant fields and provide full details, expanding the sections as necessary*

**Course(s):** *Duplicate and Step-and-repeat the following section for each course/module.*

Course Name	
Instructor/Professor(s)	
Course URL	
Description	
Course Level	<input type="checkbox"/> Undergraduate <input type="checkbox"/> Graduate Masters <input type="checkbox"/> Graduate PhD <input type="checkbox"/> Other:
Synopsys tools planned to be used	ASIP Designer
Number of students attending	

**Research Project(s):** *Duplicate and Step-and-repeat the following section for each research project.*

Project Name	
Instructor/Professor(s)	
Project URL	
Description	

I acknowledge that approval of this request to participate in the ASIP Designer University Program is at Synopsys' sole discretion. Any use of ASIP Designer licenses will be also governed by the Synopsys End User License Agreement.

I agree that participation in the ASIP Designer University Program required me to

- deliver an Annual Report to Synopsys, summarizing the activities performed and the achieved results
- refer to Synopsys in publications (if any) and inform Synopsys at time of submission and of acceptance
- participate in ASIP University Days where possible

I request to participate in the ASIP Designer University Program.

Name: \_\_\_\_\_ Organization Stamp

Position: \_\_\_\_\_

Signature: \_\_\_\_\_

Date: \_\_\_\_\_

Once completed, please return this document to Patrick Verbist, Synopsys, at [patrick.verbist@synopsys.com](mailto:patrick.verbist@synopsys.com).

- Other regions
  - Please contact [patrick.verbist@synopsys.com](mailto:patrick.verbist@synopsys.com)

# Thank You

Event survey link: <https://www.surveymonkey.com/r/ASIP-univ-day2021>

