

Tmatch, a flexible stereo image matching accelerator designed with ASIP Designer

University day

Erik Brockmeyer 17-Nov-2021

CONFIDENTIAL INFORMATION

The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.

IMPORTANT NOTICE

In the event information in this presentation reflects Synopsys' future plans, such plans are as of the date of this presentation and are subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and functionality discussed in this presentation. Additionally, Synopsys' services and products may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract with Synopsys.

Disparity map of a stereo image



Very compute intensive, but very regular

scanline _

- Slide a window along the epipolar line and compare contents of that window with the reference window in the left image
- Matching cost: Sum of Squared Difference (SSD)
- 4K images, >30fps, block size=16x16, max-range=100pix, RGB →8M*30*16*16*100*3=20 TMAC/s →20K mults/cycle @1GHz
- Architecture optimization: Specialization, ILP, vectorization, multicore, memory?? → Design space exploration
- Application optimization: Reuse, algorithm?
- Regular algorithm

Synopsys°

Matching cost

disparity

Right

 \rightarrow Arch/appl co-optimization

ASIP architecture exploration



- ASIP: Application-Specific Instruction Set Processor
 - Anything between general-purpose μP and hardwired data-path
 - http://en.wikipedia.org/wiki/Application-specific_instruction-set_processor
 - Deploys classic hardware tricks (parallelism and customized data paths) while retaining programmability Hardware efficiency with software programmability
- Common examples
 - DSPs, accelerators, filter engines, packet processors, in-house proprietary processors

ASIP Designer SDK

Compiler Back End and Parallel DSP Architectures

- Target architectures
 - ILP with multiple slots
 - E.g. 5 slots, typically heterogeneous
 - Wide SIMD
- Compiler optimizations
 - VLIW Scheduling including software pipelining for inner and higher-level loops



– Aggressive scheduling



- Central or distributed register file(s)
 - Limited capacity
- Deep pipeline
 - Typically, ~10 stages, with 5 stages for the execute pipe
 - Register allocation for distributed register files







Out of the box compilation on a trv32p5x

Ideal multicore parallelization would require 166000 cores!



Straight forward specialization and RGB-vectorization

13x faster, though still far insufficient



- SIMD3: RGB pixel in w32
- Specialized diff-sqr-acc
- <u>2 cycle innerloop feasible</u>:
 - Zloop + aggressive software pipelining
 - ILP: Load || compute
- \rightarrow 6.4 Titer/s \rightarrow 12.8 Tcyc/s
- @1GHz → 12.8 Kcores
- Still very unpractical synopsys[®]



Further vectorization

<u>16x faster</u>, but still far insufficient

- SIMD3x16 \rightarrow 24x16=384b vectors
- Specialized vector diff-sqr-acc
- <u>2 cycle innerloop feasible</u>, assuming:
 - Zloop + software piplineing
 - ILP: Load || compute
- 16x faster: 400 Giter/s \rightarrow 800 Gcyc/s
- @1GHz \rightarrow 800 cores
- Still very unpractical
- How to proceed?
 - Outerloop SIMD over whole image? →4Kpix vectors?? Wide memory??

 \sim

RVV with custom vector instr alike solution DP: 512b + 1 ldst unit + with optimal (dyn) scheduling \rightarrow 2 cycle innerloop



1/1	1	ASTP.	Imp	Lemen	Tation
she fine if		1.1.1.1	- 211110	C CONTRACTOR	COLC: COLOT

134

136

<pre>pix_t chess_storage(VM)* p_lpixel = &lpixels[(i-half_block_ pix_t chess_storage(VM)* p_rpixel = &rpixels[(i-half_block_</pre>
<pre>int row_inc = 2;</pre>
<pre>for (l_r = -half_block_size + i; l_r < half_block_size + i; { //Note: block size must be integer multiple of Vector len for (int s = 0; s < 2*half_block_size; s+=VSIZE) { SSD = pix_ssdac(SSD,*(vpix_t chess_storage(VM)*)(p_lpix) } </pre>
<pre>p_lpixel+=C0L*row_inc; p_rpixel+=C0L_exp*row_inc;</pre>
}

14952 14960 14968 14976 14984 14992 15000 15008 15016 15024		nop addi addi do nop nop nop ssd addi	x29, x5, x30, x25, x28, x16, x23, 32 x28+=v0, x0, x0,	0 0 0 vl	lw nop nop nop lv lv lv lv lv	x27, v1, v0, v0, v1,	0(x7) x14(x30!) x9(x29!) x9(x29!) x14(x30!)	127 128 129 130 131 132 • 133 134 135 136
15032 15040 15048 15056 15064 15072 15080	1 M M	bge nop addi addi addi nop addi	x28, x27, x27, x28, x26, x26, x25, x25, x24, x24,	24 0 1 1 1	nop sw nop nop nop sw nop	x26, x27,	0(x6) 4(x7!)	138 139 • 140 141 142 143 144



- Datapath: matrix of diff-sqr-sum; 768 MAC
- M-Regs: SIMD3x16x16 (LFT+RHT) + shift
- Vector load/store: SIMD3x16=384b
- Column reads? → Vector address

Even more specialization/SIMD!

16x16pix shift reg to avoid very wide loads

- Vector address has an arbitrary address per lane
- Read column



Key architectural features

Row and column image access

- Images are typically stored sequentially in memory by row
- "Scalar" addressing (1 address per vector) will allow row access only
- "Vector" addressing (1 address per vector element) will allow both row and column access
 - Memory layout of 1 pixel per memory address
 - But....regular layout will cause memory access conflict on column addresses
 - ightarrow Optimized data layout for conflict free row and column access





Added row

Single cycle innerloop computing a 16x16 SSD matrix

23x faster; without extra memory bandwidth

- Specialized regs/datapath/memlf/pipelined
- Column reads? → Vector address
- ILP: Load || shift || compute (1 cycle innerloop!)
- 35Gcyc/s ; @1GHz \rightarrow 35 cores

1988	2	rshift		lv	vΘ,	x1(vp1!)
1996	2	lshift		lv	v1,	x1(vp0!)
2004	2	rshift		lv	vΘ,	x1(vp1!)
2012	2	lshift		lv	v1,	x1(vp0!)
2020	2	rshift		lv	vΘ,	xl(vpl!)
2028	2	lshift		lv	v1,	x1(vp0!)
2036	2	rshift		lv	vΘ,	xl(vpl!)
2044	2	lshift		lv	v1,	x1(vp0!)
2052	2	rshift		lv	vl,	x1(vp0!)
2060	2	lshift		lv	v0,	x1(vp1!)
2068	2	rshift		lv	vΘ,	x0(vp1!)
2076	2	rshift				
2080	2	lshift				
2084	2	do	x8, 24	lv	vl,	x1(vp0!)
2092	2	addi	x13, x0, -25	lv	v1,	x1(vp0!)
2100	2	lw	x14, 12(x2)	lv	v1,	x1(vp0!)
2108	3	ssd2d	x14,x15,lft,rht	lv	v1,	x1(vp0!)
2116	2	addi	x19, x19, 1			
2120	2	addi	x20, x20, 1			
2124	2					
2128	2	sb	x15, 1(x18!)			
2132	1	andi	x14, x9, 7			
2136	1	bne	x17, x14, 80			
	-					



```
vpix_t l7; mpix_t ldelay;
```

for (int i=0; i<VSIZE-1; i++) chess_unroll_loop(*) { l7 = *vpl; vpl=vpl+bc(1); ldelay
l7 = *vpl;</pre>

// LOAD right block at the start of the disparity range

```
chess_vector_ptr<pix_t chess_storage(VM)> vpr = vptr_col_init(&rpixels[(y)*rwidth + xc+
vpix_t r7; mpix_t rdelay;
for (int i=0; i<VSIZE-1; i++) chess unroll loop(*) { r7 = *vpr; vpr=vpr+bc(1); rdelay</pre>
```

```
// iterate over disparity range AND find the minimum
int val = 0x7fffffff;
int loc;
int idx=DISPARITY_MIN;
vint24_t* restrict pssd2 = SSD;
for (int range=0; range<DISPARITY_RANGE; range++) {
    vpix_t r7 = *vpr; vpr=vpr+bc(1);
    ssd2d(ldelay,l7,rdelay,r7,rdelay,idx,val,loc);
}
disp[(y+HALF_BLOCK_SIZE)*width+xc+0+HALF_BLOCK_SIZE] = loc;</pre>
```

```
if ((y&7) == 0)
```

56

• 57

58 59

60

61

62

63 64

65

66

67 68

69 E

70

72

73 74

> 75 76 77

71

Explored architectures

Still a 35x away from real-time!



synopsys°

Reuse of partial results

Architecture support for efficient storage and processing of partial results



SYNOPSYS®

Rewrite application code, compiler solves all details

Match computation memory performance to optimize area

- → Optimization of C code: Native code development / testing
- \rightarrow Improved performance because partial result reuse (virtually 16x)
- \rightarrow 3 cycle ssd2d instruction (256 MAC/cycle); mixed latency

 \rightarrow overall 5x more performance and 3x area reduction



′ synopsys°



Tmatch v1.1 feature additions

1.6x bigger, 2.4x faster: Enable single cycle kernel inner loops

- Separate Vector accumulator memory (AM)
 - 24b x 16 wide memory to accumulate SSD across pixel disparity range
 - Separate read and write ports
- Scalar based AGU for AM
 - Base + increment (post-modify) using dedicated scalar (X) registers
- 5 slot instruction parallel issue
 - Does not increase instruction word size (remains 64-bit)

944	z nop	L24 X28, U(X3)				45	
952	2 nop	nop	lv lft, x30(vp1!)	nop	nop	44	<pre>// iterate over disparity range AND find the minimum</pre>
960	2 nop	nop	lv rht, x30(vp0!)	nop	nop	• 45	<pre>vuint24_t vSSDmin = bcu(0xffffff);</pre>
968	2 addi x29, x28, 0	lv v13, 1(x3)				• 46	<pre>vint24 t vDSPmin = bc(0);</pre>
976	2 nop	lv v9, 17(x3)				• 47	int idx=-disparity;
984	2 nop	nop	lv rht, x30(vp0!)	nop	nop	48	<pre>vuint24 t chess storage(AM) * restrict pssd2 = SSD;</pre>
992	2 nop	nop	lv rht, x30(vp0!)	nop	nop	• 49 🚍	for (int range=0; range <disparity chess="" for="" loop="" pipelining<="" prepare="" range(7,)="" range++)="" range;="" th=""></disparity>
000	2 nop	ld v4,AM{x28+=x30]	lv rht, x30(vp0!)	nop	ssd2d v2,v0,v1	• 50	<pre>vpix t r7 = *vpr; vpr=vpr+bc(1);</pre>
008	2 nop	ld v4,AM{x28+=x30]	lv rht, x30(vp0!)	nop	ssd2d v2,v0,v1	•51	rdelay = rshift(rdelay,r7);
016	<pre>st v2,AM{x29+=x30]</pre>	ld v4,AM{x28+=x30]	lv rht, x30(vp0!)	minsum2d v9,v13,v4	ssd2d v2,v0,v1	• 52	<pre>vuint24 t ssd col = ssd2d(ldelay,rdelay);</pre>
024	<pre>2 st v2,AM{x29+=x30]</pre>	ld v4,AM{x28+=x30]	nop	minsum2d v9,v13,v4	ssd2d v2,v0,v1	•53	<pre>vuint24_t vSSDblc = sum2d(ssd_col,SSD[range]);</pre>
032	2 st v2,AM{x29+=x30]	ld v4,AM{x28+=x30]	nop	minsum2d v9,v13,v4	ssd2d v2,v0,v1	• 54	vSSDmin = min2d(vSSDblc,vSSDmin,idx,vDSPmin);
040	<pre>2 st v2,AM{x29+=x30]</pre>	ld v4,AM{x28+=x30]	nop	minsum2d v9,v13,v4	ssd2d v2,v0,v1	• 55	pssd2[range] = ssd_col; // SSDcol
048	<pre>2 st v2,AM{x29+=x30]</pre>	nop	nop	minsum2d v9,v13,v4	nop	56 -	DI Contra di
056	<pre>2 st v2,AM{x29+=x30]</pre>	nop	nop	minsum2d v9,v13,v4	nop	• 57	<pre>*(int*)&disp[(y+HALF_BLOCK_SIZE)*width+xc+0 +HALF_BLOCK_SIZE] = ext_v4i8(vDSPmin,0);</pre>
064	2 addi x13, x12, 0	add vp0,vp0,v0				• 58	*(int*)&disp[(y+HALF_BLOCK_SIZE)*width+xc+4 +HALF_BLOCK_SIZE] = ext_v4i8(vDSPmin,1);
072	2 ext v4w8 x26,v13,x8	1				• 59	<pre>*(int*)&disp[(y+HALF_BLOCK_SIZE)*width+xc+8 +HALF_BLOCK_SIZE] = ext_v4i8(vDSPmin,2);</pre>
080	<pre>2 ext_v4w8 x26,v13,x30</pre>	sw x26, 16(x22!)				• 60	*(int*)&disp[(y+HALF_BLOCK_SIZE)*width+xc+12+HALF_BLOCK_SIZE] = ext_v4i8(vDSPmin,3);
088	<pre>2 ext_v4w8 x26,v13,x1</pre>	sw x26, 16(x23!)				•61	<pre>vpr=vpr+bc(1-disparity_range);</pre>
	-						-



Tmatch V1.2 feature additions LFT:

Extend architecture to process <u>4 rows</u> in parallel

1.23x bigger, 3.62 faster:

- Expand VM to 32-banks
 - Enable parallel (awkward) 19-high column direct access (4 rows)
 - Provide bandwidth to support DMA interleaved access
 - 13 of 32-banks available every cycle
- Expand AM width by x4
 - Support accumulation of 4 row SSD
- Extend LFT, RHT, and ssd2d to support 4 rows (19x16)
 - 4x performance with <25% increase in size
- Restructure V to allow double (W) and quad (Q) access
 - Minimize register file size increase





Massive parallelism by combining specialization, ILP, SIMD

Even higher performance if we account for the partial result reuse



- 3835 OPS/cycle in inner loop @ 1GHZ = 3.8 TOPS
- 3.8TOPS/1.5W = 2.5 TOPS/W

6 5 4 321098765432109876543210987654	3 432109876543	2 2 1 0 9 8 7	1 6 543210987654	3	2	10				
хри										
issueFULL										
issue2										
issue long										
issue5										
<i>s0 :</i> slot0	xxxxxxxxxs <mark>s1 : am</mark>	ns_slot <i>s2 :</i> aml_sl	ot s3 : vm_slot	s4 : vec_slot	s5 : ssd_	slot 11				

Synthesis 7nm



- 768kGates (cell area)
- Easily meeting 1GHz
 - Pipelined instructions
- No congestion problems
- Memory:
 - No memory timing problems (including shuffle)
 - Memory similar size as core (with cyclic line buffers)
 - Sufficient memory bandwidth to stream in/out data
 - PM is small

Synopsys[®]



Explored architectures



Conclusion

- ASIP designer allows to easily explore many architecture alternatives (special functions/regs/connections, SIMD, ILP, pipeline, memory-IF, ...)
- Compiler and synthesis in the loop give fast and accurate feedback
- High level application description (C code) enables easy optimization (Native verification)
- Compiler will solve all gritty details
- Efficient solutions ranging from very flexible to very dedicated architectures
- Programmability allows easier integration and wider applicability

Synopsys[®] Silicon to Software[™]