

## FlexACC: A Programmable Accelerator with Application-Specific ISA for Flexible Deep Neural Network Inference

En-Yu (Daniel) Yang, Tianyu Jia, David Brooks, Gu-Yeon Wei

Harvard University, Cambridge, MA

**ASIP University Day** 

Wed, Nov 17, 2021 Virtual

This work has also been accepted and presented at 2021 IEEE 32nd International Conference on Application-specific Systems, Architectures and Processors (ASAP)

#### Outline

#### Introduction and Motivation

- Proposed FlexACC Design
- Software Mapping
- Experimental Results

#### Introduction

- DNN has become important in many application domains like image classification, speech recognition, natural language processing, etc.
- Diverse types of DNN models are proposed to solve different tasks



#### **DNN Workload Analysis**

- Different DNN models have different percentages of MAC and non-MAC operations
- Non-MAC operations are critical in overall performance, and computation patterns differ significantly in different DNN types
  - LSTM: Sigmoid/Tanh, vector operations
  - Attention: Softmax



### Limitations in Prior Works

• DNNs are changing rapidly, but accelerators are customized for a small range of models

 Limited programmability (or flexibility) makes existing hardware hard to adapt to the rapid evolution of software



Shao, Yakun Sophia, et al. "Simba: Scaling deep-learning inference with multi-chip-module-based architecture." MICRO 2019. Tambe, Thierry, et al. "9.8 A 25mm 2 SoC for IoT Devices with 18ms Noise-Robust Speech-to-Text Latency via Bayesian Speech Denoising and Attention-Based Sequence-to-Sequence DNN Speech Recognition in 16nm FinFET." ISSCC 2021.

#### FlexASR PE for LSTM/GRU

ReLU

1-x

EMul

#### Supporting Wide Range of DNNs

- How to make DNN accelerator design more programmable (or flexible)?
- What is the cost (e.g., hardware area/energy) of supporting more DNN models in a design?



#### Accelerator Design Choices (1)

- Fixed-Datapath
  - Controlled by a set of configuration registers with a host CPU
  - Higher customization but lower flexibility
  - Examples: NVDLA, SIMBA, FlexASR, etc.



Tremendous engineering effort is often needed to design for a wide range of DNNs





#### Accelerator Design Choices (2)

- Programmable Datapath
  - General-purpose CPU with customized hardware units
  - Fine-grained controller/instruction set
  - Examples: Cambricon, etc.
- Weakness in Cambricon
  - Overhead on scheduling of multicycle instructions



Proposed FlexACC: programmable datapath with fine-grained "single cycle" instructions for different software patterns

Liu, Shaoli, et al. "Cambricon: An instruction set architecture for neural networks." ISCA 2016.





#### Key Contributions of This Work

- A comprehensive workload analysis is conducted on a diverse set of DNN models (i.e., CNN, LSTM, Transformer, and GCN)
- We design FlexACC with tightly coupled RISC-V and customized DNN acceleration instructions to support different DNN workloads
- We quantitatively compare FlexACC with fixed-datapath baselines to study the cost of programmability

#### Outline

- Introduction and Motivation
- Proposed FlexACC Design
- Software Mapping
- Experimental Results

#### ASIP Designer: A Brief Overview

- Starting from a general-purpose RISC ISA template
- Extend it by adding new instructions and customized hardware units
- Codesign both hardware and compiler interface simultaneously
- Test/optimize hardware by running compiled C code on provided Instruction Set Simulator



**RISC baseline hardware** 

Codesign of hardware/compiler

Simulate with compiled C code

#### FlexACC Architecture (1)

- FlexACC architecture combines RISC-V pipeline and DNN acceleration units
- Program control unit (PCU) fetches instructions from program memory (PM) to issue control signals



#### FlexACC Architecture (2)

• Scalar operations are performed on RISC-V pipeline with data memory (DM), general purpose registers (X-Regs), and scalar ALU



#### FlexACC Architecture (3)

- DNN acceleration datapath includes customized vector memories (VM0, VM1) and different types of vector or matrix registers
- Note: vector size *N* is a configurable architectural parameter



### FlexACC Architecture (4)

- MAC Array computes matrix-vector multiply with 8b multiplication and 32b addition
- Reuse of vector register via broadcasting

**RISC-V** 





DNN acceleration (SIMD, MAC Array)

### FlexACC Architecture (5)

- Scalar arithmetic is carried out in each lane of SIMD
- SIMD also includes piecewise linear functions (PWL) with lookup tables





#### Application-Specific Instruction Set (1)

• FlexACC ISA is a 64b VLIW with four instruction slots

63	32	31 20	19 10	09 00
RISC-V Slot		Vector Slot	VM 1	VM 0
ALU, DIV	0110011	Vector Move	Load Vec	Load Vec
ALU immd.	0010011	X ⇔ Act	Load Mat	Load Mat
Load	0000011	Vec ⇔ Vec	Load Act	Load Act
Store	0100011	Mat ⇔ Mat	Store Vec	Store Vec
Branch	1100011	Act ⇔ Act	Store Mat	Store Mat
Jump	1101111	Act ⇔ Vec	Store Act	Store Act
Jump & link register	1100111			
Load upper immd.	0110111	MAC Instructions		
RISC-V Extensions		MatVecMulAdd		
Load w/ pm	0001011	MatVecMul		
Store w/ pm	0101011	SIMD Instructions		
Zero overhead loops	1111011	Vector PWL		
Boolean (min/max)		Vector ALU		

#### Application-Specific Instruction Set (2)

 RISC-V Slot includes baseline 32b instructions with some extensions

63	32	31	20,19	) 10	09 00
RISC-V Slot		Vector Slot		VM 1	VM 0
ALU, DIV	0110011	Vector Move		Load Vec	Load Vec
ALU immd.	0010011	X ⇔ Act		Load Mat	Load Mat
Load	0000011	Vec 🗇 Vec		Load Act	Load Act
Store	0100011	Mat 🗇 Mat		Store Vec	Store Vec
Branch	1100011	Act ⇔ Act	3	Store Mat	Store Mat
Jump	1101111	Act ⇔ Vec		Store Act	Store Act
Jump & link register	1100111				
Load upper immd.	0110111	MAC Instructio	ns		
RISC-V Extensions		MatVecMulAd	d		
Load w/ pm	0001011	MatVecMul			
Store w/ pm	0101011	SIMD Instructio	ns		
Zero overhead loops	1111011	Vector PWL			
Boolean (min/max)		Vector ALU			

#### Application-Specific Instruction Set (3)

- Vector Slot
  - Vector move instructions
  - MAC instructions
  - SIMD instructions

63	32	31 20	19 10	09 00
RISC-V Slot		Vector Slot	VM 1	VM 0
ALU, DIV	0110011	Vector Move	Load Vec	Load Vec
ALU immd.	0010011	X ⇔ Act	Load Mat	Load Mat
Load	0000011	Vec ⇔ Vec	Load Act	Load Act
Store	0100011	Mat ⇔ Mat	Store Vec	Store Vec
Branch	1100011	Act ⇔ Act	Store Mat	Store Mat
Jump	1101111	Act ⇔ Vec	Store Act	Store Act
Jump & link register	1100111			
Load upper immd.	0110111	MAC Instructions		
RISC-V Extensions		MatVecMulAdd		
Load w/ pm	0001011	MatVecMul		
Store w/ pm	0101011	SIMD Instructions		
Zero overhead loops	1111011	Vector PWL	]	
Boolean (min/max)		Vector ALU	]	

#### Application-Specific Instruction Set (4)

- Vector Memory Slots
  - VM0 and VM1
- Flexible load/store of vector variables from vector memories

RISC-V SlotVector SlotVM 1VM 0ALU, DIV0110011Vector MoveLoad VecLoad VecALU immd.0010011X $\Leftrightarrow$ ActLoad MatLoad MatLoad000011Vec $\Leftrightarrow$ VecLoad ActLoad ActStore0100011Mat $\Leftrightarrow$ MatStore VecStore VecBranch110011Act $\Leftrightarrow$ ActStore VecStore MatJump1101111Act $\Leftrightarrow$ VecStore MatStore MatJump & link register1100111MAC InstructionsNatVecMulAddMatVecMulStore w/ pm001011Store w/ pm0101011SIMD InstructionsZero overhead loops1111011Vector PWLBoolean (min/max)1111011Vector ALU	e	53	32	31 20	19 10	09 00
ALU, DIV0110011Vector MoveLoad VecLoad VecALU immd.0010011X ⇔ ActLoad MatLoad MatLoad0000011Vec ⇔ VecLoad ActLoad ActStore0100011Mat ⇔ MatStore VecStore VecBranch1100011Act ⇔ ActStore MatStore MatJump1101111Act ⇔ VecStore MatStore MatJump & link register1100111MAC InstructionsLoad w/ pm0010111MatVecMulAddLoad w/ pm0101011SIMD InstructionsZero overhead loops1111011Vector PWLBoolean (min/max)111011Vector ALU		<b>RISC-V Slot</b>		Vector Slot	VM 1	VM 0
ALU immd.0010011X ⇔ ActLoad MatLoad MatLoad0000011Vec ⇔ VecLoad ActLoad ActStore0100011Mat ⇔ MatStore VecStore VecBranch1100011Act ⇔ ActStore MatStore MatJump1101111Act ⇔ VecStore ActStore ActJump & link register1100111MAC InstructionsLoad w/ pm0010111MatVecMulAddStore w/ pm0101011SIMD InstructionsZero overhead loops1111011Vector PWLBoolean (min/max)Vector ALU		ALU, DIV	0110011	Vector Move	Load Vec	Load Vec
Load0000011Vec ⇔ VecLoad ActLoad ActStore0100011Mat ⇔ MatStore VecStore VecBranch1100011Act ⇔ ActStore MatStore MatJump1101111Act ⇔ VecStore ActStore ActJump & link register1100111MAC InstructionsLoad upper immd.0110111MAC InstructionsRISC-V ExtensionsMatVecMulAddLoad w/ pm0001011Store w/ pm0101011Store w/ pm0101011Vector PWLBoolean (min/max)Vector ALU		ALU immd.	0010011	X ⇔ Act	Load Mat	Load Mat
Store0100011Mat ⇔ MatStore VecStore VecBranch1100011Act ⇔ ActAct ⇔ ActStore MatStore MatJump & link register1100111Act ⇔ VecStore ActStore ActJump & link register0110111MAC InstructionsMatVecMulAddLoad upper immd.0110111MatVecMulAddLoad w/ pm0001011MatVecMulStore w/ pm0101011Zero overhead loops1111011Zero overhead loops1111011Boolean (min/max)Vector PWL		Load	0000011	Vec ⇔ Vec	Load Act	Load Act
Branch1100011Act ⇔ ActStore MatStore MatJump1101111Act ⇔ VecStore ActStore ActJump & link register1100111MAC InstructionsLoad upper immd.0110111MAC InstructionsRISC-V ExtensionsMatVecMulAddLoad w/ pm0001011Store w/ pm0101011Store w/ pm0101011Zero overhead loops1111011Boolean (min/max)Vector PWL		Store	0100011	Mat 🗇 Mat	Store Vec	Store Vec
Jump1101111Act ⇔ VecStore ActStore ActJump & link register1100111Load upper immd.0110111MAC InstructionsMatVecMulAddMatVecMulAddMatVecMulLoad w/ pm0001011MatVecMulStore w/ pm0101011SIMD InstructionsZero overhead loops1111011Vector PWLBoolean (min/max)Vector ALU		Branch	1100011	Act 🗇 Act	Store Mat	Store Mat
Jump & link register1100111Load upper immd.0110111MAC InstructionsRISC-V ExtensionsMatVecMulAddLoad w/ pm0001011MatVecMulStore w/ pm0101011SIMD InstructionsZero overhead loops1111011Vector PWLBoolean (min/max)Vector ALU		Jump	1101111	Act 🗇 Vec	Store Act	Store Act
Load upper immd.0110111MAC InstructionsRISC-V ExtensiorsMatVecMulAddLoad w/ pm0001011MatVecMulStore w/ pm0101011SIMD InstructionsZero overhead loops1111011Vector PWLBoolean (min/max)Vector ALU		Jump & link register	1100111		-	
RISC-V ExtensionsMatVecMulAddLoad w/ pm0001011MatVecMulStore w/ pm0101011SIMD InstructionsZero overhead loops1111011Vector PWLBoolean (min/max)Image: Store ALUVector ALU		Load upper immd.	0110111	MAC Instructions		
Load w/ pm0001011MatVecMulStore w/ pm0101011SIMD InstructionsZero overhead loops1111011Vector PWLBoolean (min/max)Vector ALU		RISC-V Extensions		MatVecMulAdd		
Store w/ pm0101011SIMD InstructionsZero overhead loops1111011Vector PWLBoolean (min/max)Vector ALU		Load w/ pm	0001011	MatVecMul		
Zero overhead loops1111011Vector PWLBoolean (min/max)Vector ALU		Store w/ pm	0101011	SIMD Instructions		
Boolean (min/max) Vector ALU		Zero overhead loops	1111011	Vector PWL		
		Boolean (min/max)		Vector ALU		

#### Simultaneous Computation & Memory Access

- Several techniques are leveraged to improve the overall performance
  - Instruction level parallelism (ILP)
  - load/store with address postmodify (hardware-based address increment)
  - zero overhead loop (ZLP)
- The combination of ILP, address postmodify, and ZLP ensures continuous dataflow and zero delay during sequential MAC operations.



#### Outline

- Introduction and Motivation
- Proposed FlexACC Design
- Software Mapping
- Experimental Results

#### Tensor Tiling

- Tensor tiling is an essential step to map vectors and matrices to vector memories (VM1 and VM0)
- For example, software vector is tiled along one dimension and matrix is tiled along two dimensions



**Software Vector/Matrix** 

Hardware Vector Memory

#### Computation Mapping

• C code is compiled into FlexACC instructions to utilize customized hardware units

#### Conv2D (Inner-loops)

```
for (w = w_st; w < w_ed; w++) do (loop) x23, 3
for (ic = 0; ic < Cin/N; ic++) vmac a0, m0, v0</pre>
     acc vec = MatVecMulAdd(.....);
```

#### Attention (Softmax)

for (j = 0; j < T/N; j++){	do (loop) x26, 31
<pre>act = pow2(act);</pre>	pow2 (exp) a0, a0
<pre>sum += vsum(act);</pre>	vsum (sum) x6, a0
}	add x11, x9, x11
inv_sum = 65536 / sum	div x11, x5, x11

#### GCN (Aggregation)

```
do (loop) x24, 33
while (is_end != false) {
                                     j (jump) 10
  // Aggregate next node
  for (k = 0; k < Cout/N; k++)
                                     .....
                                     vadd a1, a0
    .....
                                     .....
                                     bne (branch) x_{2,x_{6},-10}
```

}

#### Sequential and Irregular Memory Access

- Sequential memory access leverages hardware-based address generators to increment addresses by constant offsets
- Irregular access patterns can only be managed in a software-based approach with additional scalar or control instructions
- For efficient computations, loop structures of DNN should be arranged in a way that the memory access of the inner-most loop is sequential

### **CNN** Example

- Conv2D operation involves convolution of
  - Input Image : X[Hin][Win][Cin]
  - Weight filters : W[Cout][H][W][Cin]
  - Output Image : Y[Hout][Wout][Cout]
- 2D tiling on Cin and Cout => MatVecMpyAdd
- Inner Loop: Hardware-based address increment is leveraged
- Outer Loops: Address is computed by software-based approach



Y[Hout][Wout][Cout]



W[Cout][H][W][Cin]



X[Hin][Win][Cin]

#### Outline

- Introduction and Motivation
- Proposed FlexACC Design
- Software Mapping
- Experimental Results

#### FlexACC Performance

- We simulate FlexACC (vector size N=8) on 6 selected DNN workloads
- Decent MAC utilization is achieved on Conv2D (84%) and LSTM (71%)
- Attention and GCN involves more non-MAC operations, resulting in SIMD bottlenecks



### FlexACC Energy

- Since output stationary dataflow is used, energy is dominated by load/store data from vector memories
- We further explore reducing memory access with weight stationary flow



#### Comparisons with Fixed-Datapath Designs (1)

- FlexACC is compared with two standalone fixed-datapath (hardwired-datapath or ASIC) Conv2D and LSTM engines
- Performance comparisons
  - 10% or 30% latency increase than FIXED-Conv2D or FIXED-LSTM



Performance comparison (µs), N=8

#### Comparisons with Fixed-Datapath Designs (2)

- Energy comparisons
  - 15% or 11% energy increase than FIXED-Conv2D or FIXED-LSTM
  - The energy gap is related to instruction fetch from program memory



#### FlexACC Design Space Explorations

- Vector size of FlexACC is configurable for N = 4, 8, 16 or 32
- More studies are provided to discuss how hardware performance can be affected by different design choices





Layout of FlexACC with N=8



- We propose and implement FlexACC accelerator with an applicationspecific ISA for DNN inferences
- Experimental results affirm FlexACC can perform a wide range of DNN inferences with decent performance
- A head-to-head comparison to fixed-datapath baselines further reveals that FlexACC has moderate overhead of achieving high programmability

#### Acknowledgement





Prof. Gu-Yeon Wei Harvard University

Prof. David Brooks Harvard University

\*Prof. Tianyu Jia Carnegie Mellon University

- I would like to thank my advisors and colleagues for their guidance and support in this project
- I would like to thank David Florez (from Synopsys) for his advice in hardware implementation with ASIP Designer

\* Prof. Tianyu Jia was a Postdoctoral Fellow at Harvard University during this project



# Thank You