## SNUG Germany 2016 · Thursday, June 23, 2016 · Hilton Munich City

## **Don't Miss Out! SNUG Germany Highlights and Special Events**

- Over 35 technical presentations on advanced technologies and design styles by Users and Synopsys experts
- Keynote by Ravi Tembhekar, Vice President, Corporate Application Engineering, Design Group, Synopsys, Inc.
- Opportunities to connect with Synopsys executives and members of the local design community

| - Opportunitie                     | - Opportunities to connect with Synopsys executives and members of the local design community   |  |  |  |  |   |  |
|------------------------------------|---|--|--|--|--|---|--|
|                                    |   |  |  |  |  |   |  |
| 9:00 - 10:15                       | Welcome and Introduction: Frank Poppen, OFFIS Institute for Information Technology & SNUG Europe Technical Chair Synopsys Keynote: Ravi Tembhekar, Vice President Corporate Application Engineering, Design Group, Synopsys, Inc. |  |  |  |  |   |  |
| 10:15 - 10:45                      |   |  |  |  |  |   |  |
|                                    | Digital - Implementation  | Digital - Test & Signoff   | Digital - Verification   | Custom & AMS   | System & Analog Verification   | Demo  |  |
| 10:45 - 12:15                      | Entering FD-SOI Era - Ease of Design<br>Combined with Tunable<br>Performance/Power Optimization Using<br>GLOBALFOUNDRIES 22FDx Technology<br>GLOBALFOUNDRIES  | Optimisation of DFTMAX Ultra Scan<br>Patterns<br>Dialog Semiconductor  | One SoC, Two Verification Methods<br>(Formal and Simulation), One Common<br>Coverage Metric<br>NXP Semiconductor | Development and Verification of a Truly<br>Interoperable PDK at ams<br>ams AG  | Automated Integration of MathWorks®<br>Simulink® Signal Flow Graph Models<br>into Synopsys® VirtualizerTM-based<br>Virtual Prototypes<br>Robert Bosch GmbH, The MathWorks<br>GmbH, The MathWorks, Inc. | Mixed-Signal Simulation Debug<br>Automation using Verdi<br>Synopsys                                     |  |
|                                    | Reduce Chip Area in a High Routing<br>Congested ARM CortexM3 Design<br>Micronas New Technologies  | Increasing Test Coverage with Dedicated Scan Enable for ICG's Dialog Semiconductor, Synopsys GmbH  | Enriching Your Simulation Work Flow<br>with Behavioral SystemC Models<br>DMCE GmbH & Co KG                       | Standardized PDK Setup in Design<br>Projects<br>Micronas GmbH  | Deploying the ProtoCompiler Tool for<br>Targeting Complex FPGA-based<br>Prototyping Platforms in a Highly<br>Automated Approach<br>JSC Baikal Electronics, Synopsys GmbH                               | Q&A   |  |
|                                    | Gated Power Network Design and<br>Implementation of High-End ARM® GPU<br>Cores in Mission and Scan Modes<br>JSC Baikal Electronics, Synopsys  | How Logic and Memory BIST Can Help<br>to Address Some Functional Safety<br>Requirements in Automotive ICs<br>Robert Bosch SAS                              | The S32V234 Vision Processor VDK: A Virtual Prototype for ADAS Applications NXP Semiconductor, Synopsys          | De-Mystifying TCL Custom Application<br>Creation in Custom Compiler, with<br>Automatic AMS IP Block Documentation<br>as an Example<br>Elmos Semiconductor AG   | FPGA Prototyping of a Complete<br>System-on-Chip with the HAPS-DX7<br>Hyperstone GmbH  | RTL & Embedded Software Debug with<br>Verdi HW/SW<br>Synopsys   |  |
| 12:15 - 13:30                      | 12:15 - 13:30 Lunch   |  |  |  |  |   |  |
| 13:30 - 15:00                      | Partial State Retention with Scan Chains<br>Toshiba Electronics Europe GmbH   | Bottom-up Reusable Timing Constraints<br>Development and Validation<br>Methodology in Case of Multiplexed<br>External Interfaces<br>Axis Communications AB | Yet Another Memory Manager (YAMM)<br>AMIQ Consulting SRL   | A SPICE based MOSFET Calculator<br>Micronas GmbH   | CCK GUI Integration Flow – Custom<br>Voltage Domain Checks to Catch Real-<br>Life Tapeout Killers<br>Dialog Semiconductor  | Using a HAPS-80 Platform for Traffic<br>Sign Recognition Application (+ Verdi<br>Debugging)<br>Synopsys |  |
|                                    | Generating Accurate Gate Level Activity<br>for Power Analysis, Prior to Back<br>Annotated Timing Simulation<br>Infineon Technologies AG   | Logical and Physical Isolation using<br>UPF Including DFT Requirements<br>IDT  | Mastering Reactive Slaves in UVM<br>Verilab  | SAE Based Top Level Verification of CMOS Analog Circuits Micronas GmbH   | Innovative Propagation Methodology for Diodes and Clamps by Using TCL-CCK Advanced Capabilities in Synopsys Circuit Check STMicroelectronics, Synopsys   | Q&A   |  |
|                                    | Quo Vadis Power? Early Power<br>Assessment over Development Cycle<br>Infineon Technologies AG   | PCI Express DesignWare Ctrl IP Core<br>Power Estimation and Profiling with<br>SpyGlass<br>Synopsys   | Essential Ingredients of Formal Based<br>Verification Signoff<br>Synopsys Professional Services                  | Incorporating System Verilog Real<br>Number Models in Mixed Signal<br>Simulation (VCS AMS) with Advanced<br>Analog Mixed Signal Debug (Verdi AMS)<br>and Utilizing Re-usable System Verilog<br>Testbenches<br>Synopsys | System Level Verification with<br>CustomSim PCM (Phase Change<br>Memory) Built-in Cell<br>STMicroelectronics, Synopsys   | Using a HAPS-80 Platform for Traffic<br>Sign Recognition Application (+ Verdi<br>Debugging)<br>Synopsys |  |
| 15:00 -15:30                       |   |  |  |  |  |   |  |
| 15:30 - 17:00                      | Floorplanning Blocks Using IC Compiler II<br>Synopsys   |  | Static Analysis with SpyGlass Synopsys   | Custom Compiler – Latest Innovations in Custom Design for Advanced Nodes Walk-Through Synopsys   | An Introduction: Programmable Extended Electrical Rule Checking in IC Validator Synopsys   |   |  |
|                                    | ICC II GUI Tutorial: New Technology in ICCII IDE Simplifies Design and Boosts User Productivity Synopsys  |  |  | Custom Compiler - Walkthrough of SAE:<br>The New Simulation Analysis<br>Environment in the Latest Release of<br>Hspice, Finesim and CustomSim<br>Synopsys  | Extended ERC for Full Chip Verification to Avoid ESD and Design Related Pitfalls ELMOS Semiconductor AG  |   |  |
| 17:00 -18:30 Awards & Refreshments |   |  |  |  |  |   |  |
|                                    |   |  |  |  |  |   |  |