Synopsys Cloud
Cloud native EDA tools & pre-optimized hardware platforms
Request a Free Evaluation →
How to Login
Note: You must be Pre-registered to access on-demand.
- To access the on-demand platform, kindly visit the SNUG South Asia environment or copy the link https://snug-sa-2021.com/ onto your browser.
- On the login screen, enter your registered email address and the password that you received during the time of registration
- Please check your email from sender ‘SNUG South Asia’ with Subject: SNUG South Asia 2021: Registration confirmed’ to retrieve your unique password
- In case you forgot your password, click on the ‘Forgot Password’ option to receive your password on your registered email
- Switch to the login screen again and enter your email address and password to login to the event
- Please do check your Spam Folder for the registration link in case you don’t see it in your inbox
Why You Should Attend SNUG South Asia
- Hear users showcase best practices for design & verification challenges
- Attend tutorials for the latest advancements in Synopsys technology
- Stay connected and inspired by industry keynotes
- A robust technical program featuring over 90 presentations
- Gain practical knowledge you can apply today!
- Be part of SNUG history by participating in the first SNUG South Asia virtual experience
Keynote Spotlights
Industry Keynote:
Srini Maddali
Vice President, Engineering, Qualcomm
Paradigm Shift in
System-on-Chip Design towards Connected World
Thursday, September 23
9:00 a.m. IST
Tracks
Custom Design & AMS
Custom, AMS and RF design with Custom Compiler PrimeWave interface, simulation flows with PrimeSim, advanced Monte Carlo with HSPICE AVA, full custom layout development productivity, reliability analysis including EMIR, Circuit Check etc.
Characterization & Transistor-level Signoff
Symbolic simulation based verification for std-cells and Memories with ESP, Transistor-level characterization and signoff verification of AMS/Memory IPs with NanoTime, Characterization and advanced view generations for std-cells, IOs, Macros and Analog IPs with SiliconSmart/PrimeLib.
IC Implementation
Full-flow, RTL to-GDSII design Verification, spanning RTL optimization, design creation, design implementation and physical verification encompassing RTL Architect, Design Compiler*, IC Compiler II, Fusion Compiler and IC Validator.
Silicon Test and Analytics
TestMAX test and diagnosis capabilities for digital, memory. Silicon Lifecycle Management for design optimization.
Signoff
STA and power integrity including hierarchical analysis and robustness strategies with PrimeTime, ECOs, StarRC, PrimePower, and PrimeShield.
Systems and IP
Latest developments and case studies on DesignWare PCIe Controllers, ARC Processors and Die-to-Die IP as well as system level power and performance modeling techniques.
Verification
Verification of digital and custom SoCs with Simulation, Static and Formal VC tools; silicon-proven Verification IP; Functional Safety Verification flows; design debug with Verdi; and software verification with Zebu hardware emulation.
Agenda
Platinum Sponsors
Gold Sponsors
Technical Committee
SNUG thanks the members of the Technical Committee and Judges who volunteer their time and expertise to support SNUG’s technical quality, local perspective and value to the users of Synopsys tools and technology.
Contact Us
If you have any questions, please contact the SNUG Team.
